✗ CI.checkpatch: warning for series starting with [1/2] drm/i915/display: Add macro for checking 3 DSC engines (rev2)
Patchwork
patchwork at emeril.freedesktop.org
Mon Apr 14 09:22:08 UTC 2025
== Series Details ==
Series: series starting with [1/2] drm/i915/display: Add macro for checking 3 DSC engines (rev2)
URL : https://patchwork.freedesktop.org/series/147642/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
13a92ce9fd458ebd6064f23cec8c39c53d02ed26
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit e047bd811bb3660ce145f93798221809b7579089
Author: Ankit Nautiyal <ankit.k.nautiyal at intel.com>
Date: Mon Apr 14 08:12:56 2025 +0530
drm/i915/dp: Check for HAS_DSC_3ENGINES while configuring DSC slices
DSC 12 slices configuration is used for some specific cases with
Ultrajoiner. This can be supported only when each of the 4 joined pipes
have 3 DSC engines each.
Add the missing check for 3 DSC engines support before using 3 DSC
slices per pipe.
Fixes: be7f5fcdf4a0 ("drm/i915/dp: Enable 3 DSC engines for 12 slices")
Cc: Ankit Nautiyal <ankit.k.nautiyal at intel.com>
Cc: Suraj Kandpal <suraj.kandpal at intel.com>
Cc: <stable at vger.kernel.org> # v6.14+
Signed-off-by: Ankit Nautiyal <ankit.k.nautiyal at intel.com>
Reviewed-by: Suraj Kandpal <suraj.kandpal at intel.com>
+ /mt/dim checkpatch 8d0b26a073a34e4eeef766fb53b62e7ec19f9456 drm-intel
f972be4033fa drm/i915/display: Add macro for checking 3 DSC engines
-:28: CHECK:MACRO_ARG_REUSE: Macro argument reuse '__display' - possible side-effects?
#28: FILE: drivers/gpu/drm/i915/display/intel_display_device.h:166:
+#define HAS_DSC_3ENGINES(__display) (DISPLAY_VERx100(__display) == 1401 && HAS_DSC(__display))
total: 0 errors, 0 warnings, 1 checks, 7 lines checked
e047bd811bb3 drm/i915/dp: Check for HAS_DSC_3ENGINES while configuring DSC slices
More information about the Intel-xe
mailing list