Re: ✗ Xe.CI.Full: failure for AuxCCS handling and render compression modifiers (rev11)
Tvrtko Ursulin
tvrtko.ursulin at igalia.com
Fri Aug 15 16:47:47 UTC 2025
Out of "New IGT tests (44)" only one failed:
igt at kms_flip_tiling@flip-change-tiling at pipe-d-hdmi-a-1-y-rc-ccs-cc-to-y-mc-ccs:
In "Possible regressions" there was:
igt at kms_flip_tiling@flip-change-tiling at pipe-d-hdmi-a-1-x-to-y-rc-ccs:
shard-adlp: NOTRUN -> FAIL +1 other test fail
Although I am not sure why is that one not under new tests too and which
one it counted as +1. I guess the one from "New IGT tests".
Then there are "Possible fixes":
igt at kms_ccs@crc-primary-suspend-y-tiled-gen12-rc-ccs-cc at pipe-b-hdmi-a-1:
shard-adlp: SKIP (Intel XE#787) -> PASS +77 other tests pass
igt at kms_ccs@crc-sprite-planes-basic-y-tiled-gen12-mc-ccs:
shard-adlp: SKIP (Intel XE#455 / Intel XE#787) -> PASS +51 other
tests pass
igt at kms_flip_scaled_crc@flip-64bpp-ytile-to-32bpp-ytilegen12rcccs-upscaling at pipe-a-valid-mode:
shard-adlp: SKIP (Intel XE#455) -> PASS +5 other tests pass
I summary a huge amount of new passes but the 2 failures seem to have a
commonality of either pipe D or render compression. Could be that the
flushing for RC CCS is still insufficient.
I've pressed re-test one more time to see if the commonality with
failure stays the same.
Regards,
Tvrtko
More information about the Intel-xe
mailing list