[PULL] drm-intel-fixes

Tvrtko Ursulin tursulin at igalia.com
Wed Aug 20 11:48:38 UTC 2025


Hi Dave, Sima,

A few fixes for the release candidate cycle: Assorted TypeC DP fixes for
Lunarlake, one wakeref splat regression fix and one JSL/EHL workaround
relocated to the proper application stage. 

Regards,

Tvrtko

drm-intel-fixes-2025-08-20:
- TypeC DP display Fixes [lnl] (Imre Deak)
- Silence rpm wakeref asserts on GEN11_GU_MISC_IIR access (Jani Nikula)
- Relocate compression repacking WA for JSL/EHL [gt] (Sebastian Brzezinka)
The following changes since commit c17b750b3ad9f45f2b6f7e6f7f4679844244f0b9:

  Linux 6.17-rc2 (2025-08-17 15:22:10 -0700)

are available in the Git repository at:

  https://gitlab.freedesktop.org/drm/i915/kernel.git tags/drm-intel-fixes-2025-08-20

for you to fetch changes up to 8236820fd767f400d1baefb71bc7e36e37730a1e:

  drm/i915/gt: Relocate compression repacking WA for JSL/EHL (2025-08-19 07:42:22 +0100)

----------------------------------------------------------------
- TypeC DP display Fixes [lnl] (Imre Deak)
- Silence rpm wakeref asserts on GEN11_GU_MISC_IIR access (Jani Nikula)
- Relocate compression repacking WA for JSL/EHL [gt] (Sebastian Brzezinka)

----------------------------------------------------------------
Imre Deak (5):
      drm/i915/lnl+/tc: Fix handling of an enabled/disconnected dp-alt sink
      drm/i915/icl+/tc: Cache the max lane count value
      drm/i915/lnl+/tc: Fix max lane count HW readout
      drm/i915/lnl+/tc: Use the cached max lane count value
      drm/i915/icl+/tc: Convert AUX powered WARN to a debug message

Jani Nikula (1):
      drm/i915: silence rpm wakeref asserts on GEN11_GU_MISC_IIR access

Sebastian Brzezinka (1):
      drm/i915/gt: Relocate compression repacking WA for JSL/EHL

 drivers/gpu/drm/i915/display/intel_display_irq.c |  4 +
 drivers/gpu/drm/i915/display/intel_tc.c          | 93 +++++++++++++++++++-----
 drivers/gpu/drm/i915/gt/intel_workarounds.c      | 20 ++---
 3 files changed, 90 insertions(+), 27 deletions(-)


More information about the Intel-xe mailing list