✗ CI.checkpatch: warning for drm/i915/dp: Implement POST_LT_ADJ_REQ (rev2)

Patchwork patchwork at emeril.freedesktop.org
Thu Feb 27 22:35:50 UTC 2025


== Series Details ==

Series: drm/i915/dp: Implement POST_LT_ADJ_REQ (rev2)
URL   : https://patchwork.freedesktop.org/series/145346/
State : warning

== Summary ==

+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
22f9cda3436b4fe965b5c5f31d2f2c1bcb483189
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 9adbb2f7c916b5276858b59ac4f610630b2c6a79
Author: Ville Syrjälä <ville.syrjala at linux.intel.com>
Date:   Mon Feb 24 19:26:45 2025 +0200

    hax: drm/i915: Disable TPS4 support to force POST_LT_ADJ_REQ usage
    
    Disable TPS4 in favor of POST_LT_ADJ_REQ for testing purposes.
    
    Signed-off-by: Ville Syrjälä <ville.syrjala at linux.intel.com>
+ /mt/dim checkpatch e03a2fbda18fa9e3df6fc7bb0c6359f0ccddf9d4 drm-intel
6b5ef353ed7b drm/dp: Add definitions for POST_LT_ADJ training sequence
5e4cce43bcea drm/dp: Add POST_LT_ADJ_REQ helpers
8171e76e74a9 drm/i915/dp: Clear DPCD training pattern before transmitting the idle pattern
621b7e1e099c drm/i915/dp: Have intel_dp_get_adjust_train() tell us if anything changed
96a6fc725e80 drm/i915/dp: Implement the POST_LT_ADJ_REQ sequence
-:58: WARNING:LONG_LINE: line length of 102 exceeds 100 columns
#58: FILE: drivers/gpu/drm/i915/display/intel_dp_link_training.c:765:
+		intel_dp_training_pattern(intel_dp, crtc_state, DP_PHY_DPRX) != DP_TRAINING_PATTERN_4;

-:118: WARNING:LONG_LINE: line length of 103 exceeds 100 columns
#118: FILE: drivers/gpu/drm/i915/display/intel_dp_link_training.c:1134:
+			       "POST_LT_ADJ_REQ done (%d changes). DP Training successful\n", changes);

-:126: WARNING:LONG_LINE: line length of 112 exceeds 100 columns
#126: FILE: drivers/gpu/drm/i915/display/intel_dp_link_training.c:1142:
+			       "POST_LT_ADJ_REQ limit reached (%d changes). DP Training successful\n", changes);

-:134: WARNING:LONG_LINE: line length of 114 exceeds 100 columns
#134: FILE: drivers/gpu/drm/i915/display/intel_dp_link_training.c:1150:
+			       "POST_LT_ADJ_REQ timeout reached (%d changes). DP Training successful\n", changes);

total: 0 errors, 4 warnings, 0 checks, 177 lines checked
760e86db6695 drm/i915/dp: Move intel_dp_training_pattern()
27372bc326f6 drm/i915/dp: Implement .set_idle_link_train() for everyone
2c42a8088236 drm/i915/dp: Make .set_idle_link_train() mandatory
9adbb2f7c916 hax: drm/i915: Disable TPS4 support to force POST_LT_ADJ_REQ usage




More information about the Intel-xe mailing list