✗ CI.checkpatch: warning for drm/i915/dp: 128b/132b uncompressed SST (rev4)
Patchwork
patchwork at emeril.freedesktop.org
Fri Jan 3 15:25:59 UTC 2025
== Series Details ==
Series: drm/i915/dp: 128b/132b uncompressed SST (rev4)
URL : https://patchwork.freedesktop.org/series/142548/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
30ab6715fc09baee6cc14cb3c89ad8858688d474
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit acb728ea62e60a8c3bbe1d9e94c87d21c1ad424e
Author: Jani Nikula <jani.nikula at intel.com>
Date: Fri Jan 3 15:52:39 2025 +0200
drm/i915/dp: compute config for 128b/132b SST w/o DSC
Enable basic 128b/132b SST functionality without compression. Reuse
intel_dp_mtp_tu_compute_config() to figure out the TU after we've
determined we need to use an UHBR rate.
It's slightly complicated as the M/N computation is done in different
places in MST and SST paths, so we need to avoid trashing the values
later for UHBR.
If uncompressed UHBR fails, we drop to compressed non-UHBR, which is
quite likely to fail as well. We still lack 128b/132b SST+DSC.
We need mst_master_transcoder also for 128b/132b SST. Use cpu_transcoder
directly. Enhanced framing is "don't care" for 128b/132b link.
v2: mst_master_transcoder, enhanced framing (Imre)
Reviewed-by: Imre Deak <imre.deak at intel.com>
Signed-off-by: Jani Nikula <jani.nikula at intel.com>
+ /mt/dim checkpatch 901262fb6987b4fa0dbb26979a6c4e25f0ba8fd2 drm-intel
8d7e8e11107c drm/mst: remove mgr parameter and debug logging from drm_dp_get_vc_payload_bw()
4ebc04b15e98 drm/i915/mst: drop connector parameter from intel_dp_mst_bw_overhead()
17219362a21b drm/i915/mst: drop connector parameter from intel_dp_mst_compute_m_n()
a90f8d8720af drm/i915/mst: change return value of mst_stream_find_vcpi_slots_for_bpp()
aac707674a13 drm/i915/mst: remove crtc_state->pbn
1f9d6050c27f drm/i915/mst: split out a helper for figuring out the TU
72226e90b70d drm/i915/mst: adapt intel_dp_mtp_tu_compute_config() for 128b/132b SST
-:87: WARNING:LONG_LINE: line length of 107 exceeds 100 columns
#87: FILE: drivers/gpu/drm/i915/display/intel_dp_mst.c:280:
+ true, dsc_slice_count, link_bpp_x16);
total: 0 errors, 1 warnings, 0 checks, 128 lines checked
cde361d1f230 drm/i915/ddi: enable 128b/132b TRANS_DDI_FUNC_CTL mode for UHBR SST
6922b59757f7 drm/i915/ddi: 128b/132b SST also needs DP_TP_CTL_MODE_MST
b6c8dd3c993c drm/i915/ddi: write payload for 128b/132b SST
1c50627d76fa drm/i915/ddi: initialize 128b/132b SST DP2 VFREQ registers
d467cb43543e drm/i915/ddi: enable ACT handling for 128b/132b SST
b82f71b27f3b drm/i915/ddi: start distinguishing 128b/132b SST and MST at state readout
a4d7f2337256 drm/i915/ddi: handle 128b/132b SST in intel_ddi_read_func_ctl()
030ec8e25a0a drm/i915/ddi: disable trancoder port select for 128b/132b SST
acb728ea62e6 drm/i915/dp: compute config for 128b/132b SST w/o DSC
More information about the Intel-xe
mailing list