✓ CI.checkpatch: success for drm/xe/xe3: Generate and store the L3 bank mask

Patchwork patchwork at emeril.freedesktop.org
Tue Jan 14 23:50:31 UTC 2025


== Series Details ==

Series: drm/xe/xe3: Generate and store the L3 bank mask
URL   : https://patchwork.freedesktop.org/series/143531/
State : success

== Summary ==

+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
30ab6715fc09baee6cc14cb3c89ad8858688d474
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 2df8ccbf2ad47bb75c83869c8a52104190fd827e
Author: Francois Dugast <francois.dugast at intel.com>
Date:   Tue Jan 14 12:38:53 2025 -0800

    drm/xe/xe3: Generate and store the L3 bank mask
    
    On Xe3, the register used to indicate which L3 banks are enabled on
    the system is a new one called MIRROR_L3BANK_ENABLE. Each bit
    represents one bank enabled in each node.
    Extend the existing topology code for Xe3 to read this register and
    generate the correct L3 bank mask, which can be read by user space
    throug the topology query.
    
    Bspec: 72573, 73439
    Signed-off-by: Francois Dugast <francois.dugast at intel.com>
    Signed-off-by: Matt Atwood <matthew.s.atwood at intel.com>
+ /mt/dim checkpatch a45139b1e7578c7a4f1cbe8fae0943416a174136 drm-intel
2df8ccbf2ad4 drm/xe/xe3: Generate and store the L3 bank mask




More information about the Intel-xe mailing list