[PATCH v2 0/4] Workaround fixes, improvements, additions

Tvrtko Ursulin tvrtko.ursulin at igalia.com
Thu Jan 30 11:03:33 UTC 2025


A few things here.

0001:
I think per engine GT workarounds are broken. None apply since engines are not
set up yet.

0002-003:
I did a small audit of i915 vs xe workarounds and tunings with focus on ADL-P
and found some deltas. But without access to the internal database and even
up to date PRMs it is required if someone double checks the two.

Motivation being that there is some interest to make xe work on ADL-P as good as
possible.

0004:
With the split between workarounds and tunings it feels useful to expose the
list of latter in debugfs too.

v2:
 * Attempt to fix first patch.
 * L3 hashing patch tidy.

Cc: Lucas De Marchi <lucas.demarchi at intel.com>
Cc: Matt Roper <matthew.d.roper at intel.com>

Tvrtko Ursulin (4):
  drm/xe: Fix GT "for each engine" workaround handling
  drm/xe/gen12: Add Wa_1604555607
  drm/xe/gen12: L3 recommended hashing mask
  drm/xe: Add performance tunings to debugfs

 drivers/gpu/drm/xe/regs/xe_gt_regs.h |  5 +-
 drivers/gpu/drm/xe/xe_device.c       | 18 +++++++
 drivers/gpu/drm/xe/xe_gt.c           | 10 ++--
 drivers/gpu/drm/xe/xe_gt_debugfs.c   | 11 +++++
 drivers/gpu/drm/xe/xe_gt_types.h     | 10 ++++
 drivers/gpu/drm/xe/xe_tuning.c       | 73 ++++++++++++++++++++++++++--
 drivers/gpu/drm/xe/xe_tuning.h       |  3 ++
 7 files changed, 120 insertions(+), 10 deletions(-)

-- 
2.48.0



More information about the Intel-xe mailing list