[PATCH v8 6/7] drm/xe/xelp: Implement Wa_16010904313
Lucas De Marchi
lucas.demarchi at intel.com
Tue Jul 8 23:21:34 UTC 2025
On Thu, Jul 03, 2025 at 09:20:58AM +0100, Tvrtko Ursulin wrote:
>Add XeLP workaround 16010904313.
>
>The description calls for it to be emitted as the indirect context buffer
>workaround for render and compute, and from the workaround batch buffer
>for the other engines. Therefore we plug into the previously added
>respective top level emission functions.
>
>The actual command streamer programming sequence differs from what is
>described in the PRM, in that it assumes the listed LRCA offset was
>supposed to actually refer to the location of the CTX_TIMESTAMP register
>instead of LRCA + 0x180c (which is in GPR space). Latter appears to make
>more sense under the assumption that multiple writes are helping with
>restoring the CTX_TIMESTAMP register content from the saved context state.
I'm requesting a clarification about that to hw/validation. Because this
doesn't match neither the i915 implementation nor the PRM.
Lucas De Marchi
More information about the Intel-xe
mailing list