[PATCH 2/2] drm/xe/sriov: Mark BMG as SR-IOV capable
K V P, Satyanarayana
satyanarayana.k.v.p at intel.com
Thu Jul 10 09:46:27 UTC 2025
> -----Original Message-----
> From: Intel-xe <intel-xe-bounces at lists.freedesktop.org> On Behalf Of Jakub
> Kolakowski
> Sent: Thursday, July 10, 2025 2:57 PM
> To: intel-xe at lists.freedesktop.org
> Cc: Wajdeczko, Michal <Michal.Wajdeczko at intel.com>
> Subject: [PATCH 2/2] drm/xe/sriov: Mark BMG as SR-IOV capable
>
> From: Michal Wajdeczko <michal.wajdeczko at intel.com>
>
> Some BMG platforms will have SR-IOV enabled.
This commit just enables sriov capability for BMG. How are " Some BMG platforms" identified?
If it is applicable to all, please update commit message.
-Satya.
>
> Signed-off-by: Michal Wajdeczko <michal.wajdeczko at intel.com>
> ---
> drivers/gpu/drm/xe/xe_pci.c | 1 +
> 1 file changed, 1 insertion(+)
>
> diff --git a/drivers/gpu/drm/xe/xe_pci.c b/drivers/gpu/drm/xe/xe_pci.c
> index e9c5d3150efc..0f5147e26ee4 100644
> --- a/drivers/gpu/drm/xe/xe_pci.c
> +++ b/drivers/gpu/drm/xe/xe_pci.c
> @@ -331,6 +331,7 @@ static const struct xe_device_desc bmg_desc = {
> .has_mbx_power_limits = true,
> .has_gsc_nvm = 1,
> .has_heci_cscfi = 1,
> + .has_sriov = true,
> .max_gt_per_tile = 2,
> .needs_scratch = true,
> };
> --
> 2.34.1
More information about the Intel-xe
mailing list