[CI 00/17] adl auxcss ci run
Tvrtko Ursulin
tvrtko.ursulin at igalia.com
Thu Jul 17 21:52:10 UTC 2025
Trying to figure out if unconditional clflush does something for sporadic
pipe crc errors.
Tvrtko Ursulin (17):
drm/xe: Use emit_flush_imm_ggtt helper instead of open coding
drm/xe/xelpg: Flush CCS when flushing caches
drm/xe: Flush L3 when flushing render cache
drm/xe/xelp: Quiesce memory traffic before invalidating auxccs
drm/xe/xelp: Support auxccs invalidation on blitter
drm/xe/xelp: Use MI_FLUSH_DW_CCS on auxccs platforms
drm/xe/xelp: Wait for AuxCCS invalidation to complete
drm/xe/xelp: Add AuxCCS invalidation to the buffer migration path
drm/xe: Export xe_emit_aux_table_inv
drm/xe/xelp: Add AuxCCS invalidation to the indirect context
workarounds
drm/xe: Use fb cached min alignment
drm/xe: Flush GGTT writes after populating DPT
drm/xe: Handle DPT in system memory
drm/xe: Force flush system memory AuxCCS framebuffers before scan out
drm/xe/display: Add support for AuxCCS
drm/i915/display: Expose AuxCCS frame buffer modifiers for Xe
always flush
.../drm/i915/display/skl_universal_plane.c | 6 -
drivers/gpu/drm/xe/display/xe_fb_pin.c | 174 ++++++++++++---
.../gpu/drm/xe/instructions/xe_gpu_commands.h | 2 +
.../gpu/drm/xe/instructions/xe_mi_commands.h | 6 +
drivers/gpu/drm/xe/regs/xe_gt_regs.h | 1 +
drivers/gpu/drm/xe/xe_bo_types.h | 14 +-
drivers/gpu/drm/xe/xe_lrc.c | 47 ++++
drivers/gpu/drm/xe/xe_ring_ops.c | 207 +++++++++++-------
drivers/gpu/drm/xe/xe_ring_ops.h | 3 +
drivers/gpu/drm/xe/xe_ring_ops_types.h | 2 +-
10 files changed, 332 insertions(+), 130 deletions(-)
--
2.48.0
More information about the Intel-xe
mailing list