✗ CI.checkpatch: warning for drm/i915/dp: Implement POST_LT_ADJ_REQ (rev3)
Patchwork
patchwork at emeril.freedesktop.org
Fri Jul 18 12:07:54 UTC 2025
== Series Details ==
Series: drm/i915/dp: Implement POST_LT_ADJ_REQ (rev3)
URL : https://patchwork.freedesktop.org/series/145346/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
63535c743231a7497a612c53f6edbb8a7d14412d
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 35bfffcf4dc5a6cd086f3959a282cc15745a1aa1
Author: Ville Syrjälä <ville.syrjala at linux.intel.com>
Date: Fri Jul 18 15:01:54 2025 +0300
hax: drm/i915: Disable TPS4 support to force POST_LT_ADJ_REQ usage
Disable TPS4 in favor of POST_LT_ADJ_REQ for testing purposes.
Signed-off-by: Ville Syrjälä <ville.syrjala at linux.intel.com>
+ /mt/dim checkpatch 338efc39ef3f17f6759817c857a95054334eae09 drm-intel
608b40945f99 drm/dp: Add definitions for POST_LT_ADJ training sequence
56ab91076bf6 drm/dp: Add POST_LT_ADJ_REQ helpers
b9ff55b8a973 drm/i915/dp: Implement the POST_LT_ADJ_REQ sequence
-:56: WARNING:LONG_LINE: line length of 102 exceeds 100 columns
#56: FILE: drivers/gpu/drm/i915/display/intel_dp_link_training.c:834:
+ intel_dp_training_pattern(intel_dp, crtc_state, DP_PHY_DPRX) != DP_TRAINING_PATTERN_4;
-:116: WARNING:LONG_LINE: line length of 103 exceeds 100 columns
#116: FILE: drivers/gpu/drm/i915/display/intel_dp_link_training.c:1146:
+ "POST_LT_ADJ_REQ done (%d changes). DP Training successful\n", changes);
-:124: WARNING:LONG_LINE: line length of 112 exceeds 100 columns
#124: FILE: drivers/gpu/drm/i915/display/intel_dp_link_training.c:1154:
+ "POST_LT_ADJ_REQ limit reached (%d changes). DP Training successful\n", changes);
-:132: WARNING:LONG_LINE: line length of 114 exceeds 100 columns
#132: FILE: drivers/gpu/drm/i915/display/intel_dp_link_training.c:1162:
+ "POST_LT_ADJ_REQ timeout reached (%d changes). DP Training successful\n", changes);
total: 0 errors, 4 warnings, 0 checks, 173 lines checked
35bfffcf4dc5 hax: drm/i915: Disable TPS4 support to force POST_LT_ADJ_REQ usage
More information about the Intel-xe
mailing list