[CI v2 0/9] adl css test run

Tvrtko Ursulin tvrtko.ursulin at igalia.com
Thu Jul 24 20:18:06 UTC 2025


Poor man's "bisect" part 2

Tvrtko Ursulin (9):
  drm/xe/xelp: Quiesce memory traffic before invalidating auxccs
  drm/xe/xelp: Support auxccs invalidation on blitter
  drm/xe/xelp: Use MI_FLUSH_DW_CCS on auxccs platforms
  drm/xe/xelp: Wait for AuxCCS invalidation to complete
  drm/xe: Export xe_emit_aux_table_inv
  drm/xe/xelp: Add AuxCCS invalidation to the indirect context
    workarounds
  drm/xe: Flush GGTT writes after populating DPT
  drm/xe: Handle DPT in system memory
  drm/xe/display: Add support for AuxCCS

 drivers/gpu/drm/xe/display/xe_fb_pin.c        | 154 +++++++++++++++---
 .../gpu/drm/xe/instructions/xe_mi_commands.h  |   6 +
 drivers/gpu/drm/xe/regs/xe_gt_regs.h          |   1 +
 drivers/gpu/drm/xe/xe_lrc.c                   |  47 ++++++
 drivers/gpu/drm/xe/xe_ring_ops.c              | 154 +++++++++---------
 drivers/gpu/drm/xe/xe_ring_ops.h              |   3 +
 drivers/gpu/drm/xe/xe_ring_ops_types.h        |   2 +-
 7 files changed, 264 insertions(+), 103 deletions(-)

-- 
2.48.0



More information about the Intel-xe mailing list