[CI v3 0/7] adl css test run
Tvrtko Ursulin
tvrtko.ursulin at igalia.com
Fri Jul 25 06:56:56 UTC 2025
Poor man's "bisect" part 3
Tvrtko Ursulin (7):
drm/xe/xelpg: Flush CCS when flushing caches
drm/xe/xelp: Quiesce memory traffic before invalidating auxccs
drm/xe/xelp: Support auxccs invalidation on blitter
drm/xe/xelp: Use MI_FLUSH_DW_CCS on auxccs platforms
drm/xe/xelp: Wait for AuxCCS invalidation to complete
drm/xe: Export xe_emit_aux_table_inv
drm/xe/xelp: Add AuxCCS invalidation to the indirect context
workarounds
.../gpu/drm/xe/instructions/xe_gpu_commands.h | 1 +
.../gpu/drm/xe/instructions/xe_mi_commands.h | 6 +
drivers/gpu/drm/xe/regs/xe_gt_regs.h | 1 +
drivers/gpu/drm/xe/xe_lrc.c | 47 +++++
drivers/gpu/drm/xe/xe_ring_ops.c | 161 +++++++++---------
drivers/gpu/drm/xe/xe_ring_ops.h | 3 +
drivers/gpu/drm/xe/xe_ring_ops_types.h | 2 +-
7 files changed, 144 insertions(+), 77 deletions(-)
--
2.48.0
More information about the Intel-xe
mailing list