✗ CI.checkpatch: warning for drm/i915/display: Add no_psr_reason to PSR debugfs (rev2)
Patchwork
patchwork at emeril.freedesktop.org
Thu Jun 5 11:48:21 UTC 2025
== Series Details ==
Series: drm/i915/display: Add no_psr_reason to PSR debugfs (rev2)
URL : https://patchwork.freedesktop.org/series/148957/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
202708c00696422fd217223bb679a353a5936e23
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit d290b5678d447cee11926a4e39ab88569569cddc
Author: Michał Grzelak <michal.grzelak at intel.com>
Date: Thu Jun 5 11:12:58 2025 +0200
drm/i915/display: Add no_psr_reason to PSR debugfs
There is no reason in debugfs why PSR has been disabled. Add
no_psr_reason field into struct intel_psr. Write the reason,
e.g. PSR setup timing not met, into proper PSR debugfs file.
Clean it when PSR is activated.
Signed-off-by: Michał Grzelak <michal.grzelak at intel.com>
+ /mt/dim checkpatch cbceb1c61ee3a50472a3155eb8166b36929541d8 drm-intel
d290b5678d44 drm/i915/display: Add no_psr_reason to PSR debugfs
-:63: ERROR:CODE_INDENT: code indent should use tabs where possible
#63: FILE: drivers/gpu/drm/i915/display/intel_psr.c:2925:
+^I^I psr->no_psr_reason = "PSR disabled in new state";$
-:65: ERROR:CODE_INDENT: code indent should use tabs where possible
#65: FILE: drivers/gpu/drm/i915/display/intel_psr.c:2927:
+^I^I psr->no_psr_reason = "All planes will go inactive";$
-:69: ERROR:CODE_INDENT: code indent should use tabs where possible
#69: FILE: drivers/gpu/drm/i915/display/intel_psr.c:2931:
+^I^I psr->no_psr_reason = "Region Early Transport changing";$
-:73: ERROR:CODE_INDENT: code indent should use tabs where possible
#73: FILE: drivers/gpu/drm/i915/display/intel_psr.c:2935:
+^I^I^I psr->no_psr_reason = "Bspec #21664 Display WA #1136: skl, bxt";$
total: 4 errors, 0 warnings, 0 checks, 76 lines checked
More information about the Intel-xe
mailing list