✓ CI.checkpatch: success for series starting with [1/2] drm/xe: Move DSB l2 flush to a more sensible place
Patchwork
patchwork at emeril.freedesktop.org
Fri Jun 6 11:48:35 UTC 2025
== Series Details ==
Series: series starting with [1/2] drm/xe: Move DSB l2 flush to a more sensible place
URL : https://patchwork.freedesktop.org/series/149935/
State : success
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
202708c00696422fd217223bb679a353a5936e23
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit e09eda9036a8a83d9149602536fe9416992f2501
Author: Matthew Auld <matthew.auld at intel.com>
Date: Fri Jun 6 11:45:48 2025 +0100
drm/xe: move DPT l2 flush to a more sensible place
Only need the flush for DPT host updates here. Normal GGTT updates don't
need special flush.
Fixes: 01570b446939 ("drm/xe/bmg: implement Wa_16023588340")
Signed-off-by: Matthew Auld <matthew.auld at intel.com>
Cc: Maarten Lankhorst <maarten.lankhorst at linux.intel.com>
Cc: <stable at vger.kernel.org> # v6.12+
+ /mt/dim checkpatch 170e9c2094942ba18f0839ad32048f29ea79cfcf drm-intel
332d71425f9e drm/xe: Move DSB l2 flush to a more sensible place
e09eda9036a8 drm/xe: move DPT l2 flush to a more sensible place
More information about the Intel-xe
mailing list