[PATCH v3 3/8] drm/xe: Support writing at offset in workaround batch buffer emission

Tvrtko Ursulin tvrtko.ursulin at igalia.com
Fri Jun 13 12:41:54 UTC 2025


Indirect context setup will need the ability to write its payload into an
arbitrary offset.

Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin at igalia.com>
Cc: Lucas De Marchi <lucas.demarchi at intel.com>
---
 drivers/gpu/drm/xe/xe_lrc.c | 9 ++++++---
 1 file changed, 6 insertions(+), 3 deletions(-)

diff --git a/drivers/gpu/drm/xe/xe_lrc.c b/drivers/gpu/drm/xe/xe_lrc.c
index 75dc29d261f9..37d4e2a3f5f0 100644
--- a/drivers/gpu/drm/xe/xe_lrc.c
+++ b/drivers/gpu/drm/xe/xe_lrc.c
@@ -977,6 +977,7 @@ static u32 *
 setup_wa_bo(struct xe_lrc *lrc,
 	    struct xe_hw_engine *hwe,
 	    struct xe_bo *bo,
+	    unsigned int offset,
 	    const struct wa_bo_setup *funcs,
 	    unsigned int num_funcs,
 	    u32 **free)
@@ -993,6 +994,7 @@ setup_wa_bo(struct xe_lrc *lrc,
 		*free = buf;
 	} else {
 		cmd = bo->vmap.vaddr;
+		cmd += offset / sizeof(u32);
 		*free =  NULL;
 	}
 
@@ -1023,13 +1025,14 @@ setup_wa_bo(struct xe_lrc *lrc,
 static void finish_wa_bo(struct xe_lrc *lrc,
 			 struct xe_hw_engine *hwe,
 			 struct xe_bo *bo,
+			 unsigned int offset,
 			 u32 *cmd,
 			 u32 *free)
 {
 	if (!free)
 		return;
 
-	xe_map_memcpy_to(gt_to_xe(lrc->gt), &bo->vmap, 0, free,
+	xe_map_memcpy_to(gt_to_xe(lrc->gt), &bo->vmap, offset, free,
 			 (cmd - free) * sizeof(*cmd));
 	kfree(free);
 }
@@ -1041,14 +1044,14 @@ static int setup_wa_bb(struct xe_lrc *lrc, struct xe_hw_engine *hwe)
 	};
 	u32 *cmd, *buf = NULL;
 
-	cmd = setup_wa_bo(lrc, hwe, lrc->bb_per_ctx_bo, funcs,
+	cmd = setup_wa_bo(lrc, hwe, lrc->bb_per_ctx_bo, 0, funcs,
 			  ARRAY_SIZE(funcs), &buf);
 	if (IS_ERR(cmd))
 		return PTR_ERR(cmd);
 
 	*cmd++ = MI_BATCH_BUFFER_END;
 
-	finish_wa_bo(lrc, hwe, lrc->bb_per_ctx_bo, cmd, buf);
+	finish_wa_bo(lrc, hwe, lrc->bb_per_ctx_bo, 0, cmd, buf);
 
 	xe_lrc_write_ctx_reg(lrc, CTX_BB_PER_CTX_PTR,
 			     xe_bo_ggtt_addr(lrc->bb_per_ctx_bo) | 1);
-- 
2.48.0



More information about the Intel-xe mailing list