[PATCH 0/5] drm/xe: Create and use SoC WA infrastructure

Matt Atwood matthew.s.atwood at intel.com
Fri Jun 20 21:49:15 UTC 2025


There currently isnt a way to apply and track workarounds that are
needed ahead of GT init. This series adds another bit field to the
xe_device structure similar to those in the gts to track workarounds
applied at runtime.

SoC workarounds in this new infrastructure are tracked in the existing
sysfs entries gtX/workarounds.

Currently 15015404425 is the only workaround like this, so move this
workaround to this new infrastructure.

Additionally, there is currently no way for us to be able to determine
Compute die stepping before GT initialization. Workaround 15015404425
applies to PTL for only A0 silicon. During probe we will have to apply
it conditionally to the platform. After the workaround use a GT OOB
workaround to toggle the bit in the table if it no longer applies. 

Matt Atwood (5):
  drm/xe: add xe_soc_wa infrastructure
  drm/xe: Add infrastructe for SoC OOB workarounds
  drm/xe: Move Wa_15015404425 to use the new EX_SOC_WA macro
  drm/xe: extend Wa_15015404425 to apply to PTL
  drm/xe: disable wa_15015404425 for PTL B0

 drivers/gpu/drm/xe/Makefile            | 11 +++++-
 drivers/gpu/drm/xe/xe_device_types.h   |  8 +++++
 drivers/gpu/drm/xe/xe_gen_wa_oob.c     | 27 ++++++++++-----
 drivers/gpu/drm/xe/xe_mmio.c           | 10 +++---
 drivers/gpu/drm/xe/xe_pci.c            | 10 ++++++
 drivers/gpu/drm/xe/xe_rtp.c            |  5 +++
 drivers/gpu/drm/xe/xe_rtp.h            |  3 +-
 drivers/gpu/drm/xe/xe_rtp_types.h      |  2 ++
 drivers/gpu/drm/xe/xe_soc_wa_oob.rules |  2 ++
 drivers/gpu/drm/xe/xe_wa.c             | 46 ++++++++++++++++++++++++++
 drivers/gpu/drm/xe/xe_wa.h             | 18 ++++++++--
 drivers/gpu/drm/xe/xe_wa_oob.rules     |  1 +
 12 files changed, 125 insertions(+), 18 deletions(-)
 create mode 100644 drivers/gpu/drm/xe/xe_soc_wa_oob.rules

-- 
2.49.0



More information about the Intel-xe mailing list