[PULL] drm-intel-gt-next
Tvrtko Ursulin
tursulin at igalia.com
Wed Mar 12 23:24:35 UTC 2025
Hi Dave, Sima,
Here comes the final pull request for 6.15.
Main thing is the bump of the reported mmap ioctl feature level, which
enables Mesa to reliably detect full partial mmap support. Then the DRM
client implementation gains vmap support and the remaining changes are just
some refactors and cleanups.
Regards,
Tvrtko
drm-intel-gt-next-2025-03-12:
UAPI Changes:
- Increase I915_PARAM_MMAP_GTT_VERSION version to indicate support for partial mmaps (José Roberto de Souza)
Driver Changes:
Fixes/improvements/new stuff:
- Implement vmap/vunmap GEM object functions (Asbjørn Sloth Tønnesen)
Miscellaneous:
- Various register definition cleanups (Ville Syrjälä)
- Fix typo in a comment [gt/uc] (Yuichiro Tsuji)
The following changes since commit 7ded94bd11d47a8ddef051aef1d1a42d8191e09f:
drm/i915/gt: add wait on depth stall done bit handling (2025-02-18 12:37:04 +0100)
are available in the Git repository at:
https://gitlab.freedesktop.org/drm/i915/kernel.git tags/drm-intel-gt-next-2025-03-12
for you to fetch changes up to bfef148f3680e6b9d28e7fca46d9520f80c5e50e:
drm/i915: Increase I915_PARAM_MMAP_GTT_VERSION version to indicate support for partial mmaps (2025-03-11 07:04:51 -0700)
----------------------------------------------------------------
UAPI Changes:
- Increase I915_PARAM_MMAP_GTT_VERSION version to indicate support for partial mmaps (José Roberto de Souza)
Driver Changes:
Fixes/improvements/new stuff:
- Implement vmap/vunmap GEM object functions (Asbjørn Sloth Tønnesen)
Miscellaneous:
- Various register definition cleanups (Ville Syrjälä)
- Fix typo in a comment [gt/uc] (Yuichiro Tsuji)
----------------------------------------------------------------
Asbjørn Sloth Tønnesen (1):
drm/i915: implement vmap/vunmap GEM object functions
José Roberto de Souza (1):
drm/i915: Increase I915_PARAM_MMAP_GTT_VERSION version to indicate support for partial mmaps
Ville Syrjälä (12):
drm/i915: Bump RING_FAULT engine ID bits
drm/i915: Relocate RING_FAULT bits
drm/i915: Use REG_BIT() & co. for ring fault registers
drm/i915: Document which RING_FAULT bits apply to which platforms
drm/i915: Introduce RING_FAULT_VADDR_MASK
drm/i915: Extract gen8_report_fault()
drm/i915: Use REG_BIT() & co. for CHV EU/slice fuse bits
drm/i915: Reoder CHV EU/slice fuse bits
drm/i915: Use REG_BIT() & co. for BDW+ EU/slice fuse bits
drm/i915: Reoder BDW+ EU/slice fuse bits
drm/i915: Use REG_BIT() & co. for gen9+ timestamp freq registers
drm/i915: Reoder gen9+ timestamp freq register bits
Yuichiro Tsuji (1):
drm/i915/gt/uc: Fix typo in a comment
drivers/gpu/drm/i915/gem/i915_gem_mman.c | 5 +-
drivers/gpu/drm/i915/gem/i915_gem_object.c | 26 +++++
drivers/gpu/drm/i915/gt/intel_engine_cs.c | 5 +-
drivers/gpu/drm/i915/gt/intel_gt.c | 89 ++++++--------
drivers/gpu/drm/i915/gt/intel_gt_clock_utils.c | 10 +-
drivers/gpu/drm/i915/gt/intel_gt_mcr.c | 5 +-
drivers/gpu/drm/i915/gt/intel_gt_regs.h | 136 ++++++++++------------
drivers/gpu/drm/i915/gt/intel_sseu.c | 56 +++++----
drivers/gpu/drm/i915/gt/uc/intel_guc_submission.c | 9 +-
9 files changed, 166 insertions(+), 175 deletions(-)
More information about the Intel-xe
mailing list