✗ CI.checkpatch: warning for AuxCCS handling and render compression modifiers (rev4)
Patchwork
patchwork at emeril.freedesktop.org
Fri Mar 28 17:33:28 UTC 2025
== Series Details ==
Series: AuxCCS handling and render compression modifiers (rev4)
URL : https://patchwork.freedesktop.org/series/144186/
State : warning
== Summary ==
+ KERNEL=/kernel
+ git clone https://gitlab.freedesktop.org/drm/maintainer-tools mt
Cloning into 'mt'...
warning: redirecting to https://gitlab.freedesktop.org/drm/maintainer-tools.git/
+ git -C mt rev-list -n1 origin/master
99e5a866b5e13f134e606a3e29d9508d97826fb3
+ cd /kernel
+ git config --global --add safe.directory /kernel
+ git log -n1
commit 8c5f15a3275ac853a253f99bc86c7f913bdf47cf
Author: Tvrtko Ursulin <tvrtko.ursulin at igalia.com>
Date: Fri Mar 28 16:35:36 2025 +0000
drm/i915/display: Expose AuxCCS frame buffer modifiers for Xe
Now that we have fixed the DPT handling we can undo the nerf which was
done in cf48bddd31de ("drm/i915/display: Disable AuxCCS framebuffers if
built for Xe").
Tested with KDE Wayland, on Lenovo Carbon X1 ADL-P:
[PLANE:32:plane 1A]: type=PRI
uapi: [FB:242] AR30 little-endian (0x30335241),0x100000000000008,2880x1800, visible=visible, src=2880.000000x1800.000000+0.000000+0.000000, dst=2880x1800+0+0, rotation=0 (0x00000001)
hw: [FB:242] AR30 little-endian (0x30335241),0x100000000000008,2880x1800, visible=yes, src=2880.000000x1800.000000+0.000000+0.000000, dst=2880x1800+0+0, rotation=0 (0x00000001)
Display working fine - no artefacts, no DMAR/PIPE faults.
v2:
* Adjust patch title. (Rodrigo)
Signed-off-by: Tvrtko Ursulin <tvrtko.ursulin at igalia.com>
References: cf48bddd31de ("drm/i915/display: Disable AuxCCS framebuffers if built for Xe")
Cc: José Roberto de Souza <jose.souza at intel.com>
Cc: Juha-Pekka Heikkila <juhapekka.heikkila at gmail.com>
Cc: Rodrigo Vivi <rodrigo.vivi at intel.com>
+ /mt/dim checkpatch 7109b62b75330236cc892cd2a7b5826631286e35 drm-intel
201f6f0bc78f drm/xe/xelpg: Move Wa_14016712196 to the invalidate path
addcf8978eed drm/xe: Add ring buffer handling for AuxCCS
-:23: CHECK:SPACING: spaces preferred around that '<<' (ctx:VxV)
#23: FILE: drivers/gpu/drm/xe/instructions/xe_gpu_commands.h:49:
+#define PIPE_CONTROL_FLUSH_L3 (1<<27)
^
total: 0 errors, 0 warnings, 1 checks, 335 lines checked
8c56088b83ce drm/xe: Use fb cached min alignment
32f4e3d0393a drm/xe: Reduce DPT table alignment as in i915
08704fb5f551 drm/xe: Flush GGTT writes after populating DPT
-:72: WARNING:MEMORY_BARRIER: memory barrier without comment
#72: FILE: drivers/gpu/drm/xe/display/xe_fb_pin.c:115:
+ wmb();
total: 0 errors, 1 warnings, 0 checks, 66 lines checked
962527e735b9 drm/xe: Handle DPT in system memory
5fa57f86cbca drm/xe: Force flush system memory AuxCCS framebuffers before scan out
aae0f71d8bdc drm/xe/display: Add support for AuxCCS
-:83: CHECK:ASSIGNMENT_CONTINUATIONS: Assignment operator '=' should be on the previous line
#83: FILE: drivers/gpu/drm/xe/display/xe_fb_pin.c:95:
+ u64 (*pte_encode_bo)(struct xe_bo *bo, u64 bo_offset, u16 pat_index)
+ = ggtt->pt_ops->pte_encode_bo;
total: 0 errors, 0 warnings, 1 checks, 133 lines checked
8c5f15a3275a drm/i915/display: Expose AuxCCS frame buffer modifiers for Xe
-:10: ERROR:GIT_COMMIT_ID: Please use git commit description style 'commit <12+ chars of sha1> ("<title line>")' - ie: 'commit cf48bddd31de ("drm/i915/display: Disable AuxCCS framebuffers if built for Xe")'
#10:
done in cf48bddd31de ("drm/i915/display: Disable AuxCCS framebuffers if
-:16: WARNING:COMMIT_LOG_LONG_LINE: Prefer a maximum 75 chars per line (possible unwrapped commit description?)
#16:
uapi: [FB:242] AR30 little-endian (0x30335241),0x100000000000008,2880x1800, visible=visible, src=2880.000000x1800.000000+0.000000+0.000000, dst=2880x1800+0+0, rotation=0 (0x00000001)
total: 1 errors, 1 warnings, 0 checks, 12 lines checked
More information about the Intel-xe
mailing list