<html xmlns:v="urn:schemas-microsoft-com:vml" xmlns:o="urn:schemas-microsoft-com:office:office" xmlns:w="urn:schemas-microsoft-com:office:word" xmlns:m="http://schemas.microsoft.com/office/2004/12/omml" xmlns="http://www.w3.org/TR/REC-html40"> <head> <meta http-equiv="Content-Type" content="text/html; charset=utf-8"> <meta name="Generator" content="Microsoft Word 15 (filtered medium)"> <style></style> </head> <body lang="EN-CA" link="blue" vlink="purple" style="word-wrap:break-word"> <div class="WordSection1"> Hi Christian,<o:p></o:p> <o:p> </o:p> Even though this email thread was started to discuss shared virtual address space b/t multiple GPU devices, I eventually found you even don’t agree with a shared virtual address space b/t CPU and GPU program. So let’s forget about multiple GPU devices for now. I will try explain the shared address space b/t cpu and one gpu.<o:p></o:p> <o:p> </o:p> HMM was designed to solve the GPU programmability problem with a very fundamental assumption which is GPU program shares a same virtual address space with CPU program, for example, with HMM any CPU pointers (such as malloc’ed, stack variables and globals) can be used directly on you GPU shader program. Are you against this design goal? HMM is already part of linux core MM and Linus approved this design. CC’ed Jérôme.<o:p></o:p> <o:p> </o:p> Here is an example of how application can use system allocator (hmm), I copied from <a href="https://developer.nvidia.com/blog/simplifying-gpu-application-development-with-heterogeneous-memory-management/"> https://developer.nvidia.com/blog/simplifying-gpu-application-development-with-heterogeneous-memory-management/</a>. CC’ed a few Nvidia folks.<o:p></o:p> <o:p> </o:p> void sortfile(FILE* fp, int N) {<o:p></o:p> char* data;<o:p></o:p> data = (char*)malloc(N);<o:p></o:p> <o:p> </o:p> fread(data, 1, N, fp);<o:p></o:p> qsort<<<...>>>(data, N, 1, cmp);<o:p></o:p> cudaDeviceSynchronize();<o:p></o:p> <o:p> </o:p> use_data(data);<o:p></o:p> free(data)<o:p></o:p> }<o:p></o:p> <o:p> </o:p> As you can see, malloced ptr is used directly in GPU program, no userptr ioctl, no vm_bind. This is the model Intel also want to support, besides AMD and Nvidia.<o:p></o:p> <o:p> </o:p> Lastly, nouveau in the kernel already support hmm and system allocator. It also support shared virtual address space b/t CPU and GPU program. All the codes already merged upstream.<o:p></o:p> <o:p> </o:p> <o:p> </o:p> See also comments inline to your questions.<o:p></o:p> <o:p> </o:p> I will address your other email separately.<o:p></o:p> <o:p> </o:p> Regards,<o:p></o:p> Oak<o:p></o:p> <o:p> </o:p> <div style="border:none;border-left:solid blue 1.5pt;padding:0cm 0cm 0cm 4.0pt"> <div> <div style="border:none;border-top:solid #E1E1E1 1.0pt;padding:3.0pt 0cm 0cm 0cm"> From: Christian König <christian.koenig@amd.com> Sent: Monday, January 29, 2024 5:11 AM To: Zeng, Oak <oak.zeng@intel.com>; David Airlie <airlied@redhat.com> Cc: Ghimiray, Himal Prasad <himal.prasad.ghimiray@intel.com>; Thomas.Hellstrom@linux.intel.com; Winiarski, Michal <michal.winiarski@intel.com>; Felix Kuehling <felix.kuehling@amd.com>; Welty, Brian <brian.welty@intel.com>; Shah, Ankur N <ankur.n.shah@intel.com>; dri-devel@lists.freedesktop.org; intel-xe@lists.freedesktop.org; Gupta, saurabhg <saurabhg.gupta@intel.com>; Danilo Krummrich <dakr@redhat.com>; Daniel Vetter <daniel@ffwll.ch>; Brost, Matthew <matthew.brost@intel.com>; Bommu, Krishnaiah <krishnaiah.bommu@intel.com>; Vishwanathapura, Niranjana <niranjana.vishwanathapura@intel.com> Subject: Re: Making drm_gpuvm work across gpu devices<o:p></o:p> </div> </div> <o:p> </o:p> Am 26.01.24 um 21:13 schrieb Zeng, Oak: <o:p></o:p> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre>-----Original Message-----<o:p></o:p></pre> <pre>From: Christian König <a href="mailto:christian.koenig@amd.com"><christian.koenig@amd.com></a><o:p></o:p></pre> <pre>Sent: Friday, January 26, 2024 5:10 AM<o:p></o:p></pre> <pre>To: Zeng, Oak <a href="mailto:oak.zeng@intel.com"><oak.zeng@intel.com></a>; David Airlie <a href="mailto:airlied@redhat.com"><airlied@redhat.com></a><o:p></o:p></pre> <pre>Cc: Ghimiray, Himal Prasad <a href="mailto:himal.prasad.ghimiray@intel.com"><himal.prasad.ghimiray@intel.com></a>;<o:p></o:p></pre> <pre><a href="mailto:Thomas.Hellstrom@linux.intel.com">Thomas.Hellstrom@linux.intel.com</a>; Winiarski, Michal<o:p></o:p></pre> <pre><a href="mailto:michal.winiarski@intel.com"><michal.winiarski@intel.com></a>; Felix Kuehling <a href="mailto:felix.kuehling@amd.com"><felix.kuehling@amd.com></a>; Welty,<o:p></o:p></pre> <pre>Brian <a href="mailto:brian.welty@intel.com"><brian.welty@intel.com></a>; Shah, Ankur N <a href="mailto:ankur.n.shah@intel.com"><ankur.n.shah@intel.com></a>; dri-<o:p></o:p></pre> <pre><a href="mailto:devel@lists.freedesktop.org">devel@lists.freedesktop.org</a>; <a href="mailto:intel-xe@lists.freedesktop.org">intel-xe@lists.freedesktop.org</a>; Gupta, saurabhg<o:p></o:p></pre> <pre><a href="mailto:saurabhg.gupta@intel.com"><saurabhg.gupta@intel.com></a>; Danilo Krummrich <a href="mailto:dakr@redhat.com"><dakr@redhat.com></a>; Daniel<o:p></o:p></pre> <pre>Vetter <a href="mailto:daniel@ffwll.ch"><daniel@ffwll.ch></a>; Brost, Matthew <a href="mailto:matthew.brost@intel.com"><matthew.brost@intel.com></a>; Bommu,<o:p></o:p></pre> <pre>Krishnaiah <a href="mailto:krishnaiah.bommu@intel.com"><krishnaiah.bommu@intel.com></a>; Vishwanathapura, Niranjana<o:p></o:p></pre> <pre><a href="mailto:niranjana.vishwanathapura@intel.com"><niranjana.vishwanathapura@intel.com></a><o:p></o:p></pre> <pre>Subject: Re: Making drm_gpuvm work across gpu devices<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Hi Oak,<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>you can still use SVM, but it should not be a design criteria for the<o:p></o:p></pre> <pre>kernel UAPI. In other words the UAPI should be designed in such a way<o:p></o:p></pre> <pre>that the GPU virtual address can be equal to the CPU virtual address of<o:p></o:p></pre> <pre>a buffer, but can also be different to support use cases where this<o:p></o:p></pre> <pre>isn't the case.<o:p></o:p></pre> </blockquote> <pre><o:p> </o:p></pre> <pre>Terminology:<o:p></o:p></pre> <pre>SVM: any technology which can achieve a shared virtual address space b/t cpu and devices. The virtual address space can be managed by user space or kernel space. Intel implemented a SVM, based on the BO-centric gpu driver (gem-create, vm-bind) where virtual address space is managed by UMD.<o:p></o:p></pre> <pre>System allocator: another way of implement SVM. User just use malloc'ed memory for gpu submission. Virtual address space is managed by Linux core mm. In practice, we leverage HMM to implement system allocator.<o:p></o:p></pre> <pre>This article described details of all those different model: <a href="https://developer.nvidia.com/blog/simplifying-gpu-application-development-with-heterogeneous-memory-management/">https://developer.nvidia.com/blog/simplifying-gpu-application-development-with-heterogeneous-memory-management/</a><o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Our programming model allows a mixture use of system allocator (even though system allocator is ) and traditional vm_bind (where cpu address can != gpu address). Let me re-post the pseudo codes:<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre> 1. Fd0 = open(/"dev/dri/render0")<o:p></o:p></pre> <pre> 2. Fd1 = open("/dev/dri/render1")<o:p></o:p></pre> <pre> 3. Fd3 = open("/dev/dri/xe-svm")<o:p></o:p></pre> <pre> 4. Gpu_Vm0 =xe_vm_create(fd0) <o:p></o:p></pre> <pre> 5. Gpu_Vm1 = xe_vm_create(fd1) <o:p></o:p></pre> <pre> 6. Queue0 = xe_exec_queue_create(fd0, gpu_vm0)<o:p></o:p></pre> <pre> 7. Queue1 = xe_exec_queue_create(fd1, gpu_vm1)<o:p></o:p></pre> <pre> 8. ptr = malloc()<o:p></o:p></pre> <pre> 9. bo = xe_bo_create(fd0)<o:p></o:p></pre> <pre> 10. Vm_bind(bo, gpu_vm0, va)//va is from UMD, cpu can access bo with same or different va. It is UMD's responsibility that va doesn't conflict with malloc'ed PTRs.<o:p></o:p></pre> <pre> 11. Xe_exec(queue0, ptr)//submit gpu job which use ptr, on card0<o:p></o:p></pre> <pre> 12. Xe_exec(queue1, ptr)//submit gpu job which use ptr, on card1<o:p></o:p></pre> <pre> 13. Xe_exec(queue0, va)//submit gpu job which use va, on card0<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>In above codes, the va used in vm_bind (line 10, Intel's API to bind an object to a va for GPU access) can be different from the CPU address when cpu access the same object. But whenever user use malloc'ed ptr for GPU submission (line 11, 12, so called system allocator), it implies CPU and GPUs use the same ptr to access.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>In above vm_bind, it is user/UMD's responsibility to guarantee that vm_bind va doesn't conflict with malloc'ed ptr. Otherwise it is treated as programming error.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>I think this design still meets your design restrictions. <o:p></o:p></pre> </blockquote> Well why do you need this "Fd3 = open("/dev/dri/xe-svm")" ? As far as I see fd3 isn't used anywhere. <o:p></o:p> <o:p> </o:p> We use fd3 for memory hints ioctls (I didn’t write in above program). Under the picture of system allocator, memory hint is applied to a virtual address range in a process, not specific to one GPU device. So we can’t use fd1 and fd2 for this purpose. For example, you can set the preferred memory location of a address range to be on gpu device1’s memory. <o:p></o:p> <o:p> </o:p> <o:p> </o:p> What you can do is to bind parts of your process address space to your driver connections (fd1, fd2 etc..) with a vm_bind(), but this should *not* come because of implicitely using some other file descriptor in the process.<o:p></o:p> <o:p> </o:p> <o:p> </o:p> We already have a vm_bind api which is used for a split CPU and GPU virtual address space (means GPU virtual address space can != CPU virtual address space.) for KMD. In this case, it is UMD’s responsibility to manage the whole virtual address space. UMD can make the CPU VA ==GPU VA or CPU VA!=GPU VA. It doesn’t matter for KMD. We already have this thing working. We also used this approach to achieve a shared virtual address space b/t CPU and GPU, where UMD managed to make CPU VA == GPU VA.<o:p></o:p> <o:p> </o:p> All the discussion in this email thread was triggered by our effort to support system allocator, which means application can use CPU pointers directly on GPU shader program *without* extra driver IOCTL call. The purpose of this programming model is to further simplify the GPU programming across all programming languages. By the definition of system allocator, GPU va is always == CPU VA. <o:p></o:p> <o:p> </o:p> Our API/xeKmd is designed to work for both of above two programming model. <o:p></o:p> As far as I can see this design is exactly what failed so badly with KFD. Regards, Christian. <o:p></o:p> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre><o:p> </o:p></pre> <pre><o:p> </o:p></pre> <pre><o:p> </o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre><o:p> </o:p></pre> <pre>Additionally to what Dave wrote I can summarize a few things I have<o:p></o:p></pre> <pre>learned while working on the AMD GPU drivers in the last decade or so:<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>1. Userspace requirements are *not* relevant for UAPI or even more<o:p></o:p></pre> <pre>general kernel driver design.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>2. What should be done is to look at the hardware capabilities and try<o:p></o:p></pre> <pre>to expose those in a save manner to userspace.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>3. The userspace requirements are then used to validate the kernel<o:p></o:p></pre> <pre>driver and especially the UAPI design to ensure that nothing was missed.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>The consequence of this is that nobody should ever use things like Cuda,<o:p></o:p></pre> <pre>Vulkan, OpenCL, OpenGL etc.. as argument to propose a certain UAPI design.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>What should be done instead is to say: My hardware works in this and<o:p></o:p></pre> <pre>that way -> we want to expose it like this -> because that enables us to<o:p></o:p></pre> <pre>implement the high level API in this and that way.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Only this gives then a complete picture of how things interact together<o:p></o:p></pre> <pre>and allows the kernel community to influence and validate the design.<o:p></o:p></pre> </blockquote> <pre><o:p> </o:p></pre> <pre>What you described above is mainly bottom up. I know other people do top down, or whole system vertical HW-SW co-design. I don't have strong opinion here.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Regards,<o:p></o:p></pre> <pre>Oak<o:p></o:p></pre> <pre><o:p> </o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre><o:p> </o:p></pre> <pre>This doesn't mean that you need to throw away everything, but it gives a<o:p></o:p></pre> <pre>clear restriction that designs are not nailed in stone and for example<o:p></o:p></pre> <pre>you can't use something like a waterfall model.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Going to answer on your other questions separately.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Regards,<o:p></o:p></pre> <pre>Christian.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Am 25.01.24 um 06:25 schrieb Zeng, Oak:<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre>Hi Dave,<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Let me step back. When I wrote " shared virtual address space b/t cpu and all<o:p></o:p></pre> </blockquote> <pre>gpu devices is a hard requirement for our system allocator design", I meant this is<o:p></o:p></pre> <pre>not only Intel's design requirement. Rather this is a common requirement for<o:p></o:p></pre> <pre>both Intel, AMD and Nvidia. Take a look at cuda driver API definition of<o:p></o:p></pre> <pre>cuMemAllocManaged (search this API on <a href="https://docs.nvidia.com/cuda/cuda">https://docs.nvidia.com/cuda/cuda</a>-<o:p></o:p></pre> <pre>driver-api/group__CUDA__MEM.html#group__CUDA__MEM), it said:<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre><o:p> </o:p></pre> <pre>"The pointer is valid on the CPU and on all GPUs in the system that support<o:p></o:p></pre> </blockquote> <pre>managed memory."<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre><o:p> </o:p></pre> <pre>This means the program virtual address space is shared b/t CPU and all GPU<o:p></o:p></pre> </blockquote> <pre>devices on the system. The system allocator we are discussing is just one step<o:p></o:p></pre> <pre>advanced than cuMemAllocManaged: it allows malloc'ed memory to be shared<o:p></o:p></pre> <pre>b/t CPU and all GPU devices.<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre><o:p> </o:p></pre> <pre>I hope we all agree with this point.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>With that, I agree with Christian that in kmd we should make driver code per-<o:p></o:p></pre> </blockquote> <pre>device based instead of managing all devices in one driver instance. Our system<o:p></o:p></pre> <pre>allocator (and generally xekmd)design follows this rule: we make xe_vm per<o:p></o:p></pre> <pre>device based - one device is *not* aware of other device's address space, as I<o:p></o:p></pre> <pre>explained in previous email. I started this email seeking a one drm_gpuvm<o:p></o:p></pre> <pre>instance to cover all GPU devices. I gave up this approach (at least for now) per<o:p></o:p></pre> <pre>Danilo and Christian's feedback: We will continue to have per device based<o:p></o:p></pre> <pre>drm_gpuvm. I hope this is aligned with Christian but I will have to wait for<o:p></o:p></pre> <pre>Christian's reply to my previous email.<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre><o:p> </o:p></pre> <pre>I hope this clarify thing a little.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Regards,<o:p></o:p></pre> <pre>Oak<o:p></o:p></pre> <pre><o:p> </o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre>-----Original Message-----<o:p></o:p></pre> <pre>From: dri-devel <a href="mailto:dri-devel-bounces@lists.freedesktop.org"><dri-devel-bounces@lists.freedesktop.org></a> On Behalf Of<o:p></o:p></pre> </blockquote> </blockquote> <pre>David<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre>Airlie<o:p></o:p></pre> <pre>Sent: Wednesday, January 24, 2024 8:25 PM<o:p></o:p></pre> <pre>To: Zeng, Oak <a href="mailto:oak.zeng@intel.com"><oak.zeng@intel.com></a><o:p></o:p></pre> <pre>Cc: Ghimiray, Himal Prasad <a href="mailto:himal.prasad.ghimiray@intel.com"><himal.prasad.ghimiray@intel.com></a>;<o:p></o:p></pre> <pre><a href="mailto:Thomas.Hellstrom@linux.intel.com">Thomas.Hellstrom@linux.intel.com</a>; Winiarski, Michal<o:p></o:p></pre> <pre><a href="mailto:michal.winiarski@intel.com"><michal.winiarski@intel.com></a>; Felix Kuehling <a href="mailto:felix.kuehling@amd.com"><felix.kuehling@amd.com></a>;<o:p></o:p></pre> </blockquote> </blockquote> <pre>Welty,<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre>Brian <a href="mailto:brian.welty@intel.com"><brian.welty@intel.com></a>; Shah, Ankur N <a href="mailto:ankur.n.shah@intel.com"><ankur.n.shah@intel.com></a>;<o:p></o:p></pre> </blockquote> </blockquote> <pre>dri-<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre><a href="mailto:devel@lists.freedesktop.org">devel@lists.freedesktop.org</a>; <a href="mailto:intel-xe@lists.freedesktop.org">intel-xe@lists.freedesktop.org</a>; Gupta, saurabhg<o:p></o:p></pre> <pre><a href="mailto:saurabhg.gupta@intel.com"><saurabhg.gupta@intel.com></a>; Danilo Krummrich <a href="mailto:dakr@redhat.com"><dakr@redhat.com></a>; Daniel<o:p></o:p></pre> <pre>Vetter <a href="mailto:daniel@ffwll.ch"><daniel@ffwll.ch></a>; Brost, Matthew <a href="mailto:matthew.brost@intel.com"><matthew.brost@intel.com></a>;<o:p></o:p></pre> </blockquote> </blockquote> <pre>Bommu,<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre>Krishnaiah <a href="mailto:krishnaiah.bommu@intel.com"><krishnaiah.bommu@intel.com></a>; Vishwanathapura, Niranjana<o:p></o:p></pre> <pre><a href="mailto:niranjana.vishwanathapura@intel.com"><niranjana.vishwanathapura@intel.com></a>; Christian König<o:p></o:p></pre> <pre><a href="mailto:christian.koenig@amd.com"><christian.koenig@amd.com></a><o:p></o:p></pre> <pre>Subject: Re: Making drm_gpuvm work across gpu devices<o:p></o:p></pre> <pre><o:p> </o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre><o:p> </o:p></pre> <pre>For us, Xekmd doesn't need to know it is running under bare metal or<o:p></o:p></pre> </blockquote> <pre>virtualized environment. Xekmd is always a guest driver. All the virtual address<o:p></o:p></pre> <pre>used in xekmd is guest virtual address. For SVM, we require all the VF devices<o:p></o:p></pre> <pre>share one single shared address space with guest CPU program. So all the<o:p></o:p></pre> </blockquote> </blockquote> <pre>design<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre>works in bare metal environment can automatically work under virtualized<o:p></o:p></pre> <pre>environment. +@Shah, Ankur N +@Winiarski, Michal to backup me if I am<o:p></o:p></pre> </blockquote> </blockquote> <pre>wrong.<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre><o:p> </o:p></pre> <pre><o:p> </o:p></pre> <pre>Again, shared virtual address space b/t cpu and all gpu devices is a hard<o:p></o:p></pre> </blockquote> <pre>requirement for our system allocator design (which means malloc’ed memory,<o:p></o:p></pre> <pre>cpu stack variables, globals can be directly used in gpu program. Same<o:p></o:p></pre> <pre>requirement as kfd SVM design). This was aligned with our user space<o:p></o:p></pre> </blockquote> </blockquote> <pre>software<o:p></o:p></pre> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <blockquote style="margin-top:5.0pt;margin-bottom:5.0pt"> <pre>stack.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Just to make a very general point here (I'm hoping you listen to<o:p></o:p></pre> <pre>Christian a bit more and hoping he replies in more detail), but just<o:p></o:p></pre> <pre>because you have a system allocator design done, it doesn't in any way<o:p></o:p></pre> <pre>enforce the requirements on the kernel driver to accept that design.<o:p></o:p></pre> <pre>Bad system design should be pushed back on, not enforced in<o:p></o:p></pre> <pre>implementation stages. It's a trap Intel falls into regularly since<o:p></o:p></pre> <pre>they say well we already agreed this design with the userspace team<o:p></o:p></pre> <pre>and we can't change it now. This isn't acceptable. Design includes<o:p></o:p></pre> <pre>upstream discussion and feedback, if you say misdesigned the system<o:p></o:p></pre> <pre>allocator (and I'm not saying you definitely have), and this is<o:p></o:p></pre> <pre>pushing back on that, then you have to go fix your system<o:p></o:p></pre> <pre>architecture.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>KFD was an experiment like this, I pushed back on AMD at the start<o:p></o:p></pre> <pre>saying it was likely a bad plan, we let it go and got a lot of<o:p></o:p></pre> <pre>experience in why it was a bad design.<o:p></o:p></pre> <pre><o:p> </o:p></pre> <pre>Dave.<o:p></o:p></pre> </blockquote> </blockquote> </blockquote> <pre><o:p> </o:p></pre> </blockquote> <o:p> </o:p> </div> </div> </body> </html>