Mesa (master): Revert "iris/icl: Add WA_2204188704 to disable pixel shader panic dispatch"
GitLab Mirror
gitlab-mirror at kemper.freedesktop.org
Fri Jun 28 21:14:00 UTC 2019
Module: Mesa
Branch: master
Commit: d96cba775413ab357194af96b20c2107a0155bd8
URL: http://cgit.freedesktop.org/mesa/mesa/commit/?id=d96cba775413ab357194af96b20c2107a0155bd8
Author: Anuj Phogat <anuj.phogat at gmail.com>
Date: Wed Jun 26 14:27:01 2019 -0700
Revert "iris/icl: Add WA_2204188704 to disable pixel shader panic dispatch"
SLICE_COMMON_CHICKEN3 is a privileged register not accesible from userspace.
This patch silences a simulator warning about it.
We don't need to add this workaround in linux kernel as the WA description
says it's fixed on latest stepping.
This reverts commit 9c421d6b47e0c5f206959acd68814b63232946be.
Signed-off-by: Anuj Phogat <anuj.phogat at gmail.com>
Reviewed-by: Kenneth Graunke <kenneth at whitecape.org>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin at intel.com>
---
src/gallium/drivers/iris/iris_state.c | 8 --------
1 file changed, 8 deletions(-)
diff --git a/src/gallium/drivers/iris/iris_state.c b/src/gallium/drivers/iris/iris_state.c
index cc59fdacde0..14976e33605 100644
--- a/src/gallium/drivers/iris/iris_state.c
+++ b/src/gallium/drivers/iris/iris_state.c
@@ -742,20 +742,12 @@ iris_init_render_context(struct iris_screen *screen,
}
iris_emit_lri(batch, HALF_SLICE_CHICKEN7, reg_val);
- /* WA_2204188704: Pixel Shader Panic dispatch must be disabled. */
- iris_pack_state(GENX(COMMON_SLICE_CHICKEN3), ®_val, reg) {
- reg.PSThreadPanicDispatch = 0x3;
- reg.PSThreadPanicDispatchMask = 0x3;
- }
- iris_emit_lri(batch, COMMON_SLICE_CHICKEN3, reg_val);
-
iris_pack_state(GENX(SLICE_COMMON_ECO_CHICKEN1), ®_val, reg) {
reg.StateCacheRedirectToCSSectionEnable = true;
reg.StateCacheRedirectToCSSectionEnableMask = true;
}
iris_emit_lri(batch, SLICE_COMMON_ECO_CHICKEN1, reg_val);
-
// XXX: 3D_MODE?
#endif
More information about the mesa-commit
mailing list