Mesa (staging/20.1): .pick_status.json: Update to b2cd6a0b156a617007536b6f655b38c670acd31f
GitLab Mirror
gitlab-mirror at kemper.freedesktop.org
Tue Jul 21 10:31:17 UTC 2020
Module: Mesa
Branch: staging/20.1
Commit: e8524918593c3f9e4d5c5d0e4eaeed815e8a2f8c
URL: http://cgit.freedesktop.org/mesa/mesa/commit/?id=e8524918593c3f9e4d5c5d0e4eaeed815e8a2f8c
Author: Eric Engestrom <eric at engestrom.ch>
Date: Tue Jul 21 12:24:52 2020 +0200
.pick_status.json: Update to b2cd6a0b156a617007536b6f655b38c670acd31f
---
.pick_status.json | 972 ++++++++++++++++++++++++++++++++++++++++++++++++++++++
1 file changed, 972 insertions(+)
diff --git a/.pick_status.json b/.pick_status.json
index e328bbae0eb..96c3df2cc9a 100644
--- a/.pick_status.json
+++ b/.pick_status.json
@@ -1,4 +1,976 @@
[
+ {
+ "sha": "b2cd6a0b156a617007536b6f655b38c670acd31f",
+ "description": "gitlab-ci: Fix needs: of the arm64 LAVA test jobs",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "a1947f059fcf118c879752f72e11f6217eb5f5a0",
+ "description": "gitlab-ci: Upload tracie artifacts to MinIO",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "20507f8b17f87c19f821270c0a893ca9acc9dbee",
+ "description": "gitlab-ci: Download traces from MinIO",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "087be7e322013fd7f2ba918502c172226f0c9af6",
+ "description": "gitlab-ci: Replay traces on lava devices",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "576c53dadf3f60bc363a39e85625afb67a2cbb8d",
+ "description": "iris: Fix CCS check in iris_texture_subdata().",
+ "nominated": false,
+ "nomination_type": 1,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": "39f06e28485d4c4f111e5347d0265c79b8fb396c"
+ },
+ {
+ "sha": "0868638aed05775db44e9acc625bc34c737ee4fa",
+ "description": "nir/lower_int64: lower 64-bit amul",
+ "nominated": true,
+ "nomination_type": 1,
+ "resolution": 0,
+ "master_sha": null,
+ "because_sha": "6320e37d4be16407cd237c2049a46360405599d5"
+ },
+ {
+ "sha": "4d44848c470c9d214c03906d8decd8056829c4ce",
+ "description": "anv: Advertise support for VK_EXT_shader_atomic_float",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "675d7b19a9aece0ea674eadba20ec2b01c86de6e",
+ "description": "intel/fs: Use the correct logical op for global float atomics",
+ "nominated": true,
+ "nomination_type": 1,
+ "resolution": 0,
+ "master_sha": null,
+ "because_sha": "e644ed468f986b44310b1cc5d5695ed4d473223d"
+ },
+ {
+ "sha": "84086b620ee665c06db4069d8cc4cd0b63da47d2",
+ "description": "spirv: Add support for SPV_EXT_shader_atomic_float",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "2a568c595bee461bb6b0ad2bc6d430b0b370f4cc",
+ "description": "spirv: Update headers and grammar json",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "cc03448008b86e2eacb95eddf27522dd6d6a2f99",
+ "description": "egl: inline _EGLAPI into _EGLDriver",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "7b7917a42410fd02220b3aea2f51eaee94d1e746",
+ "description": "radeonsi: Inhibit clock-gating for perf counters.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "794ba3efd7ee55b809caf66b84dc68040efdbf20",
+ "description": "amd/registers: add RLC_PERFMON_CLK_CNTL for pre-GFX10",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "36e6ac65c513a8bbd2bb84f32e885af869a36122",
+ "description": "anv: Advertise VK_EXT_image_robustness",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "d973e50f699b08e0c2e1788af79bcff38d670e86",
+ "description": "freedreno/ir3: Add missing ld_args_build_id to the ir3_delay unit test.",
+ "nominated": false,
+ "nomination_type": 1,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": "f97acb4bb4b18f127b62aa8eeb57cdf3d8fe3aa2"
+ },
+ {
+ "sha": "3688da2192e1c5ad444e07ff84f19cddc7bbffd7",
+ "description": "radv: advertise VK_EXT_image_robustness",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "096adbe369ab6e02c79c87e6730a87b4bc245d68",
+ "description": "ci: bare-metal: use nginx to get results from DUT",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "101400d4495d3ab6dba4af70782698ef13b3b06c",
+ "description": "mesa: change error code of *TextureSubImage* for incorreect target",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "af92348b1cdc4158e049d5a8d9e71ba7e054a87f",
+ "description": "freedreno/ir3: Fix disasm of register offsets in ldp/stp.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "d6d8dc133e0b4ca7885ada8038a861525bba11e1",
+ "description": "freedreno/ir3: Refactor cat6 general dst printing.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "62dcf7543216883fd084ec01784857423b232fe4",
+ "description": "freedreno/ir3: Add a bunch more tests for cat6 opcodes.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "ed3338f581e757b89b2f0015683f90a4a06640ef",
+ "description": "freedreno/ir3: Add a note about the instructions in the disasm test.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "4ab3a219cc188410db94306537742c1c81e29a52",
+ "description": "vulkan: Update Vulkan XML and headers to 1.2.148",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "fd24a959956759dfed987ef83813515b10ffb202",
+ "description": "ci: Use FDO_CI_CONCURRENT as our -j flags when present in the runner env.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "5f79e4e69af178f7fcff5a4397085261ac46ceaf",
+ "description": "nir/algebraic: fold some nested bcsel",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "27244662f25e038844799d4784e429491c06fc0d",
+ "description": "nir/algebraic: propagate b2i out of ior/iand",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "baee5a981229e6e5c270d112f3f4d24a1eb4d7f9",
+ "description": "nir/algebraic: add distributive rules for ior/iand",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "70d3efeb88c847dbf37ab6bce057a4390e46e027",
+ "description": "nir/algebraic: optimize (a < 0.0) ? -a : a -> fabs(a)",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "9d22c5ed718abcf98444f9654b912ccb42b2ccdd",
+ "description": "nir/algebraic: optimize fmul(x, bcsel(c, -1.0, 1.0)) -> bcsel(c, -x, x)",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "56ec814b567dbedf3338554e7577f748dd4cf003",
+ "description": "nir/algebraic: add some more unop + bcsel optimizations",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "2fca183910ddbd2f87ec713396172fcf2c4abae4",
+ "description": "nir/algebraic: add optimizations for fsign/isign",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "8e1b75b330954a2e40e8ed0c04871e43120d4f4a",
+ "description": "nir/algebraic: optimize iand/ior of (n)eq zero",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "e4281dbecc69495d01ddf4b21cddc92085f1cae0",
+ "description": "nir: also move b2i in case of nir_move_copies",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "de0ebaf09d43cc1e530f11511441cab7266b7f20",
+ "description": "nir/algebraic: optimize bcsel(a, 0, 1) to b2i",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "e764192f4015a1c77863a1f9390f5f80f55bd67c",
+ "description": "pan/mdg: Use the blend RT for blend shader framebuffer fetches",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "3ec252a3b293dc0cbba847bfc72ba50b6c4d3514",
+ "description": "panfrost: 8x MRT support",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "978f963ea43fb9b4af8aa12519fe689d9c3b57d6",
+ "description": "panfrost: Use more tilebuffer sizes",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "c1d3d39e97106ebe95106d04be211b320cd5aee6",
+ "description": "panfrost: Fake RGTC support",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "fac813dc61e7298dfe9ee28295843a30eb253296",
+ "description": "spirv: don't split memory barriers",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "28c227c7ca33669d8857f810c23a21a67d53d571",
+ "description": "radv/winsys: always allow GTT placements on APUs",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "d1bba2eee79beceff785e4e00108ba46dd167ef3",
+ "description": "radv: disable CPU caching for IBS to reduce fetch latency",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "d2a3ca289f5686c6afc238a9530efa16560d83fe",
+ "description": "radeonsi: adjust epitch for PIPE_FORMAT_R8G8_R8B8_UNORM",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "87ecfdfbf0a8448d1475e6da15175e68bdeb933b",
+ "description": "ac/surface: adapt surf_size when modifying surf_pitch",
+ "nominated": true,
+ "nomination_type": 1,
+ "resolution": 0,
+ "master_sha": null,
+ "because_sha": "8275dc1ed575888f46b4e54d29e56ca63b1accaf"
+ },
+ {
+ "sha": "1fa36c1d3d6af3faa0b647b345acfaaa4b4ce34b",
+ "description": "d600/sfn: write stream outputs to correct mem ring",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "21d296a4817fa772ef1c1da72fa0b73eb77e00ac",
+ "description": "r600/sfn: Make the pin_to_channel generic",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "3ea847e6d1a3a8a06dbc6aea0895851f1a2dd535",
+ "description": "r600/sfn: Only use sample mask if the according shader key is set",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "c91979c634403bdebeb662cc98c5d77db0d1156a",
+ "description": "r600: Add shader key item to identify when the sample mask should be used",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "05df4bfbcabab90668f26675b03747c2d74ee59d",
+ "description": "r600/sfn: Fix default z swizzle for GDS instructions",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "2779aa360edeaf1c00fa59f5e7cef35c6adc2eae",
+ "description": "r600/sfn: Fix Ring output swizzle masks",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "c18b1c6df5108112445c34b30680d8818202a4cb",
+ "description": "r600/sfn: Add a forced output swizzle for depth write",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "d31ef0b7a4b9bc4e36733e68aaff19399cb6d56c",
+ "description": "r600/sfn: correct handling of loading vec4 with fetching constants",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "aca99e6fc9dcbe8f09c5a706cedc9566f3ed3807",
+ "description": "r600/sfn: Add option to get a temp value for a specific channel",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "258618815b41ed3364b8ad74a52786b1f10fbc3f",
+ "description": "r600/sfn: emit texture instructions in one block",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "deccf0224648f868fae9a6aba1883b571cad1af6",
+ "description": "r600/sfn: Pipe through requesting a register at a given channel",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "55cc712991824c7aa1ac89905c153eebc781a592",
+ "description": "r600/sfn: lower rotate ALU ops",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "4708ccbf91882700f73579d0282863e55a9cb527",
+ "description": "ci/llvmpipe: reenable gpu shader5 tests",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "41c7bb6ec0444221ed4330529e0c0664699b56c7",
+ "description": "llvmpipe: add framebuffer fetching support (v1.1)",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "0e0b6d477b9bd3719b96229591529007484e9063",
+ "description": "llvmpipe/cs: respect render condition",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "912ad09112556d69e3c5fc75bf64416270b4602f",
+ "description": "freedreno/ir3/ra: fix array conflicts for split/merged",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "b1465c382b5ab545e524f7f63cadeb49762eaa96",
+ "description": "freedreno/ir3/ra: assign vreg names to all array elements",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "6317f7d574aaf3538b41ea8b4815f9ea091b045a",
+ "description": "freedreno/ir3/ra: debug msgs tweak",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "c2d94aa365da628fc2c7e2e9e2d35decec434719",
+ "description": "freedreno/ir3: fix half-reg array stores",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "5be171b8886e9ddea33bfd899609ab13b413ac86",
+ "description": "freedreno/ir3: set array precision on creation",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "0472ca2aa5c47cf2b6e0b0c6972d6f5c79ba35a1",
+ "description": "freedreno/ir3/parser: half-precision relative regs",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "79b0651c245093479bf0430b87b16fedae5a9764",
+ "description": "freedreno: whitespace fix",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "835201dd76f45a377d3232fba13f23a183b72cc3",
+ "description": "freedreno: small comment re-word",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "2b343238a1fc2954d10770082ff873a28efafee2",
+ "description": "zink: free all ntv allocations after creating shader module",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "adc4f3896ae3cfd9ef8394d11204dfd9d321cf82",
+ "description": "zink: free pipeline cache during program destroy",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "1ff2d195b04f6d258d7d804590ad83946af1de8a",
+ "description": "zink: destroy descriptor pools on context destroy",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "7116decfce3a6d6cff2dee3f18ec29796abfbcd5",
+ "description": "zink: destroy gfx program when a shader is freed",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "9e9c8e2f794458404441e4bdb51e7a43f6b848e8",
+ "description": "android: panfrost/encoder: add libmesa_nir static dependency",
+ "nominated": false,
+ "nomination_type": 1,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": "293f251871b2fc7fd40d0fcabec4dd8a8324bc47"
+ },
+ {
+ "sha": "0ef168d513059b276fb9b70ab95af874983ab08b",
+ "description": "panfrost: Fix calls to panfrost_flush_batches_accessing_bo",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "858cc13eb28e4b034e1ce6fb5b2d0a49f0d97534",
+ "description": "panfrost: Make panfrost_bo_wait take a wait_readers bool",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "5b380483476523f1dfa52f284c60667b78e55a2b",
+ "description": "freedreno/ir3: Add unit tests for derivatives disasm.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "3d7d5d220b5e5c2b48fa522b16ced5be0edad94f",
+ "description": "freedreno/ir3: Fix duplicated fine derivatives instructions.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "862d85a63ff6942bc0d30ea3bb42a66433d3c936",
+ "description": "amd/addrlib: Clean up unused colorFlags argument",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "a37aeb128d5f7cf2fa5b8c61566bbd9f2c224a28",
+ "description": "amd/common: Cache intra-tile addresses for retile map.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "f302ef3853bfcc4dc68205c40f1e7390aff799ab",
+ "description": "aco: use s_waitcnt_depctr to mitigate VMEMtoScalarWriteHazard",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "bcf94bb933e8ccc0b91305ed8189a35e8938abbf",
+ "description": "aco: properly recognize that s_waitcnt mitigates VMEMtoScalarWriteHazard",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "33f33bb7d6932ca2432bab8e589bb4728dd1d9c6",
+ "description": "meson: Enable GCing of functions and data from compilation units by default.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "610af7e1accffbb77db646b0a36ecbbcaf48cece",
+ "description": "panfrost: Enable FP16 by default",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "e5169b1ca1aeca4f35369b26d373e12e1dd15c7d",
+ "description": "gitlab-ci: re-enable all a630 jobs",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "4080f8bf2b02441f637bc3f0c00c96060e2f02f0",
+ "description": "freedreno/a2xx: Fix compiler warning in disasm.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "cf55abe750f04c8287014b459a1b318582fab950",
+ "description": "gitlab-ci: Re-add kernels for bare-metal",
+ "nominated": false,
+ "nomination_type": 1,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": "dcd171f5e9bd612b33144c90e4b0c1ac919498f0"
+ },
+ {
+ "sha": "2aa507f87a6eddb4786d93eb4148093035e8bcff",
+ "description": "nir: Set the alignment for SSBO lowering",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "d735f075a6aae821c06de1c82a5ebe4430b94674",
+ "description": "intel/perf: Move perf query register programming to static tables.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "d4e56930c25dec3bfb7fc590df45904e41216b25",
+ "description": "intel/perf: Fix unused var warning in release builds.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "afe07c7fa7ce455372eb711673d257090449d26f",
+ "description": "intel: Fix release-build warnings about sf_entry_size.",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "086f76097499423e498d877a3acef5cc129469ad",
+ "description": "zink: use ralloc for spirv_builder as well",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "810bf7d32b39d4f7f6fd4b229321865847732ad3",
+ "description": "zink: pass mem_ctx to ralloc_size-call",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "35beb938fc592ab875e2c45ac05c32f3b7d55611",
+ "description": "zink: use ralloc for plain malloc-calls",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "12b324b30c572729e158b70a1cbe0d53f4563829",
+ "description": "zink: use ralloc in nir-to-spirv",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "56d9bcdded8f3eb7bd45262ce013ef1809d8edb1",
+ "description": "radv: enable more float_controls features",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "23631ddd4db192033cba1a2e3f3024f18651867f",
+ "description": "aco: set tcs_in_out_eq=false if float controls of VS and TCS stages differ",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "b36950ad2c044967ea1b53917c0b068637492f77",
+ "description": "aco: fix nir_op_f2f16_rtne with non-default rounding modes",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "d14f4faa1378c559af71136cb084e964846e69c5",
+ "description": "aco: flush denormals before fp16 fabs/fneg if needed",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "305cffa22b35ab74980766f94239143935e6e3f6",
+ "description": "aco: use s_round_mode/s_denorm_mode",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "ca44c009b5e9a368bbf3e3a41ba5a0f2a1f130e8",
+ "description": "panfrost: Set depth_enabled when stencil is enabled",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "2b796c768526e0728df10201fd311db2311f9412",
+ "description": "radv: return better Vulkan error codes when VkQueueSubmit() fails",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "1829bdd0da7046f43207a62f74f119defead6abf",
+ "description": "radv: improve the error messages when a CS submission failed",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "93047f688881170ac5b7024aac94c317961625d4",
+ "description": "radv: remove one useless goto in radv_queue_submit_deferred()",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "01147481f906289c05391186db97306b5a807a0b",
+ "description": "panfrost: Report TEXTURE_BUFFER_OBJECTS cap when gl3 flag set",
+ "nominated": false,
+ "nomination_type": 1,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": "96fa8d70bc13f8b21e4a8bfb91128bd85055990c"
+ },
+ {
+ "sha": "4e986568b8bda39da6cc843a2f0d16d432e17ce3",
+ "description": "nir: Fix lower_two_sided_color when the face is an input",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "314ba5e17450c8c14c2191bcd5675a9eaaac69d8",
+ "description": "nir: Add a face_sysval argument to nir_lower_two_sided_color",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "2a6db94b05cadb9bcd7a3b28f9fe60c7905fb21e",
+ "description": "panfrost: Do per-sample shading when outputs are read",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "c20d166b4ecbde8c5dcf7fbbeb7860c6be859a69",
+ "description": "pan/mdg: Do per-sample framebuffer loads",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "25747cea67fed6c9e1457130ff421bfac6a8c959",
+ "description": "panfrost: Rename lower_store to is_blend in pan_lower_framebuffer",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
+ {
+ "sha": "4a8ad1e08f97503048f5bb043ff5dcf8724492c8",
+ "description": "pan/mdg: Don't disassemble blit shaders",
+ "nominated": false,
+ "nomination_type": null,
+ "resolution": 4,
+ "master_sha": null,
+ "because_sha": null
+ },
{
"sha": "3f8656401b63581346b4c282896df1d6548e4ad7",
"description": "gitlab-ci: Only trigger test-docs job automatically for MRs",
More information about the mesa-commit
mailing list