Mesa (master): radv: disable CPU caching for the upload BO to reduce fetch latency
GitLab Mirror
gitlab-mirror at kemper.freedesktop.org
Tue Jul 21 12:16:02 UTC 2020
Module: Mesa
Branch: master
Commit: 6ced98c94e28b41cc63ec94d4bdfec99d71db598
URL: http://cgit.freedesktop.org/mesa/mesa/commit/?id=6ced98c94e28b41cc63ec94d4bdfec99d71db598
Author: Samuel Pitoiset <samuel.pitoiset at gmail.com>
Date: Mon Jul 20 13:47:19 2020 +0200
radv: disable CPU caching for the upload BO to reduce fetch latency
AMDGPU_GEM_CREATE_CPU_GTT_USWC should be faster when CPU reads
are unexpected (because they aren't cached).
Signed-off-by: Samuel Pitoiset <samuel.pitoiset at gmail.com>
Reviewed-by: Bas Nieuwenhuizen <bas at basnieuwenhuizen.nl>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/5978>
---
src/amd/vulkan/radv_cmd_buffer.c | 3 ++-
1 file changed, 2 insertions(+), 1 deletion(-)
diff --git a/src/amd/vulkan/radv_cmd_buffer.c b/src/amd/vulkan/radv_cmd_buffer.c
index 4b14e1ed0af..4130a62d3f9 100644
--- a/src/amd/vulkan/radv_cmd_buffer.c
+++ b/src/amd/vulkan/radv_cmd_buffer.c
@@ -483,7 +483,8 @@ radv_cmd_buffer_resize_upload_buf(struct radv_cmd_buffer *cmd_buffer,
RADEON_DOMAIN_GTT,
RADEON_FLAG_CPU_ACCESS|
RADEON_FLAG_NO_INTERPROCESS_SHARING |
- RADEON_FLAG_32BIT,
+ RADEON_FLAG_32BIT |
+ RADEON_FLAG_GTT_WC,
RADV_BO_PRIORITY_UPLOAD_BUFFER);
if (!bo) {
More information about the mesa-commit
mailing list