Mesa (staging/20.1): .pick_status.json: Update to 1fc1b877622e3477272a17a43fd438453484bb79

GitLab Mirror gitlab-mirror at kemper.freedesktop.org
Thu May 28 10:24:39 UTC 2020


Module: Mesa
Branch: staging/20.1
Commit: cd55668d5f42f1dc2a39e71d64f99d14a511ca2f
URL:    http://cgit.freedesktop.org/mesa/mesa/commit/?id=cd55668d5f42f1dc2a39e71d64f99d14a511ca2f

Author: Eric Engestrom <eric at engestrom.ch>
Date:   Thu May 28 01:19:03 2020 +0200

.pick_status.json: Update to 1fc1b877622e3477272a17a43fd438453484bb79

---

 .pick_status.json | 369 ++++++++++++++++++++++++++++++++++++++++++++++++++++++
 1 file changed, 369 insertions(+)

diff --git a/.pick_status.json b/.pick_status.json
index 54f10e92142..3383b26014f 100644
--- a/.pick_status.json
+++ b/.pick_status.json
@@ -1,4 +1,373 @@
 [
+    {
+        "sha": "1fc1b877622e3477272a17a43fd438453484bb79",
+        "description": "gitlab-ci: Pull in GCC 9 from Debian testing in x86_test-gl/vk images",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "c2366f01fd194c9aef91153e3050af30c57bb95a",
+        "description": "gitlab-ci: x86_test-base image as common base for x86_test-gl/vk",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "43111ea74589db078aa7d385d49d480097d22439",
+        "description": "gitlab-ci: Also list arm/x86_build in needs: of test jobs",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "bccf2a25a89622c49dcfa488763c245e6584d568",
+        "description": "intel: Add helper to calculate GPGPU_WALKER::RightExecutionMask",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "78e400d4a515e8d8187259ed1287dd4671dee9ca",
+        "description": "iris, i965: Update limits for ARB_compute_variable_group_size",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "46b428074f427ddff37d2f92a3ac0f0468d253be",
+        "description": "iris, i965: Drop max_variable_local_size",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "90ec26a800ca7d24237b9df9b2549452f4aa9946",
+        "description": "intel/fs: Generate multiple CS SIMD variants for variable group size",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "9b8347c98842621a621746ec5718c95d297876c9",
+        "description": "anv: Use new helper functions to pick SIMD variant for CS",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "594374dd8d83a32fa9149b2b799d8fc1c51ceb87",
+        "description": "iris: Use new helper functions to pick SIMD variant for CS",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "c9f4bda6ce52685cc835530d23348c69adfd89be",
+        "description": "iris: Set CS KernelStatePointer at dispatch",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "ee0fc0f6dcf6093f4e3ff0796ace3cb1590a72ea",
+        "description": "i965: Use new helper functions to pick SIMD variant for CS",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "cb26d9c3119e089a0e0c6b0bf6cfc90193c70326",
+        "description": "intel/fs: Add helper to get prog_offset and simd_size",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "5b5e77caa7f0225aab3701de66b7434553c66033",
+        "description": "intel/fs: Support INTEL_DEBUG=no8,no32 in compute shaders",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "10d0f39beb20c4cd6fe6d3f23a3b1d918653127a",
+        "description": "intel/fs: Remove min_dispatch_width spilling decision from RA",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "9526e14b5cca2417368a41e2fb4a5835cfcbe205",
+        "description": "docs: update calendar, add news item, and link releases notes for 20.1.0",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "e94a811a46253ebf366f991129b283ff648ae470",
+        "description": "docs: Add release notes for 20.1.0",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "dff1bac6345b755bfba544b144e1e9dad71be9aa",
+        "description": "zink: always use logical eq ops in ntv with 1bit inputs",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "df2c68ee4fd470efdc4f0121a2fe4aa5c64771e0",
+        "description": "pan/bi: Initialize struct fma_op_info member extended.",
+        "nominated": true,
+        "nomination_type": 1,
+        "resolution": 0,
+        "master_sha": null,
+        "because_sha": "8c79c710d4e1f3e424d5abf1f9abccdfc9a59caa"
+    },
+    {
+        "sha": "b3023055e075386e96fe2fbf093f0db261c0d9fa",
+        "description": "lima/ppir: use a ready list in node_to_instr",
+        "nominated": false,
+        "nomination_type": 1,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": "632a921bd0dd40ad3167a0b8a74fe7054a78256a"
+    },
+    {
+        "sha": "9ae8b4af75ea708323352c5c016dc4c72ba9c893",
+        "description": "pan/bi: Suppress inf/nan for now",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "6f589f4e045c0e3a353e15899e67729d08a1ded0",
+        "description": "pan/bi: Add CSEL.16 packing tests",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "87ca1c1eeaedaad6d430c6504f32def27ec984b1",
+        "description": "pan/bi: Pack compact vertex texturing",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "6650fa22c79dca1264b8f77f83bba3ccbb0298b9",
+        "description": "pan/bi: Add f16 TEXC.vtx op",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "731dfc6066dac8da477ba02ad90d5f2145fa0811",
+        "description": "pan/bi: Allow vertex txl with lod=0 as compact",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "fd0324a1ce9af727442a4a7208f0c017cdd7c681",
+        "description": "pan/bi: Document compute_lod bit for compact tex",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "d31bc0e21c4799cd34a1c18643cd15c3f1026a12",
+        "description": "pan/bi: Also add compact vertex texturing",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "f514bdd10676ac35a0d4d48f0aefd57d21feb2c8",
+        "description": "pan/bi: Add TEX.vtx opcode for vertex texturing",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "2fd3ad91c737c1a00a1b6ace95423fd2d8f9d577",
+        "description": "pan/decode: Decode Bifrost shader flags",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "ee6a5a5f0521bc40457258b2f0dede8a3f2f42ba",
+        "description": "panfrost: Set MALI_BIFROST_EARLY_Z as necessary",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "3f78f25ce9f5a72573a55c4d919bb65b80c036f7",
+        "description": "panfrost: Identify MALI_BIFROST_EARLY_Z flag",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "1c2d0418c1aaa2b279b72c60fe0fa7a658bb0789",
+        "description": "panfrost: Add defines for bifrost unk1 flags",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "55e3305a5b0bd47874e99b3dd090929fc3cbfd0e",
+        "description": "panfrost: Document Midgard Inf/NaN suppress bit",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "0e88dff374bb72a1fb28941029726e2b79ad2784",
+        "description": "panfrost: Ensure nonlinear strides are 16-aligned",
+        "nominated": false,
+        "nomination_type": 1,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": "bde19c0e7ba575f3c8ca8ea76c916034264a8713"
+    },
+    {
+        "sha": "d45936c01cd1811fb0ca927858bca404f1292791",
+        "description": "panfrost: Identify Bifrost texture format swizzle",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "e3692fd53ee48cd4019bc1822f044d1ffd1ad08f",
+        "description": "panfrost: Set unk2 to accomodate blending",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "3d6cc14513c1032ff8b24b378354aa7fdb99c6fe",
+        "description": "panfrost: Share MRT blend flag calculation with Bifrost",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "f5cf54fc1d5681edac8c4c9ce4822d5a67bc70d4",
+        "description": "panfrost: Force Z/S tiling on Bifrost",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "f512489b2e016837b0b31e7b11948fe503f30137",
+        "description": "panfrost: Tweak Bifrost colour buffer magic",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "76e871d3ffc8fac11881fc3f78f86ebfec3955af",
+        "description": "panfrost: Tweak zsbuf magic numbers for Bifrost",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "aeb580189281c920b29c73e816b4ac86e2a26a0c",
+        "description": "panfrost: Adjust null_rt for Bifrost",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
+    {
+        "sha": "83cd3f0b4e773f7db347f8d42a5cfb2584dee45d",
+        "description": "panfrost: Fix Bifrost blending with depth-only FBO",
+        "nominated": false,
+        "nomination_type": null,
+        "resolution": 4,
+        "master_sha": null,
+        "because_sha": null
+    },
     {
         "sha": "a91306677c613ba7511b764b3decc9db42b24de1",
         "description": "ac/gpu_info: Correct Acturus cu bitmap",



More information about the mesa-commit mailing list