Mesa (main): freedreno/regs: add bit to control continuous clock with 7nm PHYs
GitLab Mirror
gitlab-mirror at kemper.freedesktop.org
Sun Aug 8 20:35:31 UTC 2021
Module: Mesa
Branch: main
Commit: f800b9182b9d82685c6a43471c681142ff5bba62
URL: http://cgit.freedesktop.org/mesa/mesa/commit/?id=f800b9182b9d82685c6a43471c681142ff5bba62
Author: Dmitry Baryshkov <dbaryshkov at gmail.com>
Date: Mon Jun 7 16:14:39 2021 +0300
freedreno/regs: add bit to control continuous clock with 7nm PHYs
7nm PHYs need another special bit set in DSI_LANE_CTRL to enable
continuous DSI clock. Document this bit.
Signed-off-by: Dmitry Baryshkov <dbaryshkov at gmail.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/11219>
---
src/freedreno/registers/dsi/dsi.xml | 1 +
1 file changed, 1 insertion(+)
diff --git a/src/freedreno/registers/dsi/dsi.xml b/src/freedreno/registers/dsi/dsi.xml
index 90f1a2930e8..a2a51c6e431 100644
--- a/src/freedreno/registers/dsi/dsi.xml
+++ b/src/freedreno/registers/dsi/dsi.xml
@@ -271,6 +271,7 @@ xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<bitfield name="DLN0_DIRECTION" pos="16" type="boolean"/>
</reg32>
<reg32 offset="0x000a8" name="LANE_CTRL">
+ <bitfield name="HS_REQ_SEL_PHY" pos="24" type="boolean"/>
<bitfield name="CLKLN_HS_FORCE_REQUEST" pos="28" type="boolean"/>
</reg32>
<reg32 offset="0x000ac" name="LANE_SWAP_CTRL">
More information about the mesa-commit
mailing list