Mesa (main): radv: flush caches before performing separate depth/stencil aspect init
GitLab Mirror
gitlab-mirror at kemper.freedesktop.org
Mon Aug 9 16:52:34 UTC 2021
Module: Mesa
Branch: main
Commit: 7ae3881a4bf989436b602b30b9a91602435e47a6
URL: http://cgit.freedesktop.org/mesa/mesa/commit/?id=7ae3881a4bf989436b602b30b9a91602435e47a6
Author: Samuel Pitoiset <samuel.pitoiset at gmail.com>
Date: Thu Aug 5 18:52:19 2021 +0200
radv: flush caches before performing separate depth/stencil aspect init
It's a RMW operation, also note that DB doesn't use L2 on GFX6-8.
Fixes test_clear_depth_stencil_view() and test_discard_resource() tests
from vkd3d-proton.
Cc: 21.2 mesa-stable
Signed-off-by: Samuel Pitoiset <samuel.pitoiset at gmail.com>
Reviewed-by: Bas Nieuwenhuizen <bas at basnieuwenhuizen.nl>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/12223>
---
src/amd/vulkan/radv_cmd_buffer.c | 8 ++++++++
1 file changed, 8 insertions(+)
diff --git a/src/amd/vulkan/radv_cmd_buffer.c b/src/amd/vulkan/radv_cmd_buffer.c
index 4ba59c80aae..bf621c2c3ff 100644
--- a/src/amd/vulkan/radv_cmd_buffer.c
+++ b/src/amd/vulkan/radv_cmd_buffer.c
@@ -6624,6 +6624,14 @@ radv_initialize_htile(struct radv_cmd_buffer *cmd_buffer, struct radv_image *ima
state->flush_bits |=
radv_src_access_flush(cmd_buffer, VK_ACCESS_DEPTH_STENCIL_ATTACHMENT_WRITE_BIT, image);
+ if (image->planes[0].surface.has_stencil &&
+ !(range->aspectMask == (VK_IMAGE_ASPECT_DEPTH_BIT | VK_IMAGE_ASPECT_STENCIL_BIT))) {
+ /* Flush caches before performing a separate aspect initialization because it's a
+ * read-modify-write operation.
+ */
+ state->flush_bits |= radv_dst_access_flush(cmd_buffer, VK_ACCESS_SHADER_READ_BIT, image);
+ }
+
state->flush_bits |= radv_clear_htile(cmd_buffer, image, range, htile_value);
radv_set_ds_clear_metadata(cmd_buffer, image, range, value, range->aspectMask);
More information about the mesa-commit
mailing list