Mesa (main): genxml: add more INSTDONE registers for Gfx12.5

[GitLab Mirror]

Module: Mesa
Branch: main
Commit: bee7bff48e2a1b3969edd425e1ff3ec20eb13290
URL:    http://cgit.freedesktop.org/mesa/mesa/commit/?id=bee7bff48e2a1b3969edd425e1ff3ec20eb13290

Author: Lionel Landwerlin <lionel.g.landwerlin at intel.com>
Date:   Mon May 17 10:20:30 2021 +0300

genxml: add more INSTDONE registers for Gfx12.5

Signed-off-by: Lionel Landwerlin <lionel.g.landwerlin at intel.com>
Reviewed-by: Marcin Ślusarz <marcin.slusarz at intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/12392>

---

 src/intel/genxml/gen125.xml | 26 ++++++++++++++++++++++++++
 1 file changed, 26 insertions(+)

diff --git a/src/intel/genxml/gen125.xml b/src/intel/genxml/gen125.xml
index 0377a1b753e..3d052f52d56 100644
--- a/src/intel/genxml/gen125.xml
+++ b/src/intel/genxml/gen125.xml
@@ -7248,6 +7248,7 @@
     <field name="DC0 Done" start="16" end="16" type="bool"/>
     <field name="DC1 Done" start="17" end="17" type="bool"/>
     <field name="DC2 Done" start="18" end="18" type="bool"/>
+    <field name="DC3 Done" start="19" end="19" type="bool"/>
     <field name="GW0 Done" start="20" end="20" type="bool"/>
     <field name="GW1 Done" start="21" end="21" type="bool"/>
     <field name="GW2 Done" start="22" end="22" type="bool"/>
@@ -7257,6 +7258,31 @@
     <field name="AMFS Done" start="27" end="27" type="bool"/>
   </register>
 
+  <register name="SC_INSTDONE_EXTRA" length="1" num="0x7104">
+    <field name="RCC1 Done" start="9" end="9" type="bool"/>
+    <field name="RCPBE1 Done" start="10" end="10" type="bool"/>
+    <field name="RCPFE1 Done" start="11" end="11" type="bool"/>
+    <field name="DAPB1 Done" start="12" end="12" type="bool"/>
+    <field name="DAPRBE1 Done" start="13" end="13" type="bool"/>
+    <field name="DC4 Done" start="16" end="16" type="bool"/>
+    <field name="DC5 Done" start="17" end="17" type="bool"/>
+    <field name="DC6 Done" start="18" end="18" type="bool"/>
+    <field name="DC7 Done" start="19" end="19" type="bool"/>
+    <field name="GW4 Done" start="20" end="20" type="bool"/>
+    <field name="GW5 Done" start="21" end="21" type="bool"/>
+    <field name="GW6 Done" start="22" end="22" type="bool"/>
+    <field name="GW7 Done" start="23" end="23" type="bool"/>
+    <field name="TDC1 Done" start="24" end="24" type="bool"/>
+  </register>
+
+  <register name="SC_INSTDONE_EXTRA2" length="1" num="0x7108">
+    <field name="RCC2 Done" start="9" end="9" type="bool"/>
+    <field name="RCPBE2 Done" start="10" end="10" type="bool"/>
+    <field name="RCPFE2 Done" start="11" end="11" type="bool"/>
+    <field name="DAPB2 Done" start="12" end="12" type="bool"/>
+    <field name="DAPRBE2 Done" start="13" end="13" type="bool"/>
+  </register>
+
   <register name="SLICE_COMMON_ECO_CHICKEN1" length="1" num="0x731c">
     <field name="State Cache Redirect To CS Section Enable" start="11" end="11" type="bool"/>
     <field name="State Cache Redirect To CS Section Enable Mask" start="27" end="27" type="bool"/>