Mesa (main): intel/compiler: Assert that unsupported tg4 offsets were lowered for XeHP
GitLab Mirror
gitlab-mirror at kemper.freedesktop.org
Tue Dec 14 02:25:18 UTC 2021
Module: Mesa
Branch: main
Commit: a026d2d11c8abd2094b2453812ba1ccd947659ac
URL: http://cgit.freedesktop.org/mesa/mesa/commit/?id=a026d2d11c8abd2094b2453812ba1ccd947659ac
Author: Rafael Antognolli <rafael.antognolli at intel.com>
Date: Fri Oct 12 15:50:04 2018 -0700
intel/compiler: Assert that unsupported tg4 offsets were lowered for XeHP
Reviewed-by: Jordan Justen <jordan.l.justen at intel.com>
Reviewed-by: Jason Ekstrand <jason at jlekstrand.net>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/14142>
---
src/intel/compiler/brw_fs_nir.cpp | 5 +++++
1 file changed, 5 insertions(+)
diff --git a/src/intel/compiler/brw_fs_nir.cpp b/src/intel/compiler/brw_fs_nir.cpp
index b44d8c1a94a..f8e2b777bed 100644
--- a/src/intel/compiler/brw_fs_nir.cpp
+++ b/src/intel/compiler/brw_fs_nir.cpp
@@ -6105,6 +6105,11 @@ fs_visitor::nir_emit_texture(const fs_builder &bld, nir_tex_instr *instr)
if (brw_texture_offset(instr, i, &offset_bits)) {
header_bits |= offset_bits;
} else {
+ /* On gfx12.5+, if the offsets are not both constant and in the
+ * {-8,7} range, nir_lower_tex() will have already lowered the
+ * source offset. So we should never reach this point.
+ */
+ assert(devinfo->verx10 < 125);
srcs[TEX_LOGICAL_SRC_TG4_OFFSET] =
retype(src, BRW_REGISTER_TYPE_D);
}
More information about the mesa-commit
mailing list