Mesa (main): Revert "Revert "virgl: Cache depth and stencil buffers""

[GitLab Mirror]

Module: Mesa
Branch: main
Commit: 8cb795b4772f882024b20c4d4b051b2411dd1a8c
URL:    http://cgit.freedesktop.org/mesa/mesa/commit/?id=8cb795b4772f882024b20c4d4b051b2411dd1a8c

Author: Rohan Garg <rohan.garg at collabora.com>
Date:   Tue Jun  8 11:46:57 2021 +0200

Revert "Revert "virgl: Cache depth and stencil buffers""

This reverts commit a8e75bb73c6f8ce94c4f598a2f4763b12188991c.

Signed-off-by: Rohan Garg <rohan.garg at collabora.com>
Reviewed-by: Gert Wollny <gert.wollny at collabora.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/11241>

---

 src/gallium/winsys/virgl/drm/virgl_drm_winsys.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/src/gallium/winsys/virgl/drm/virgl_drm_winsys.c b/src/gallium/winsys/virgl/drm/virgl_drm_winsys.c
index 694c0615620..a330617a828 100644
--- a/src/gallium/winsys/virgl/drm/virgl_drm_winsys.c
+++ b/src/gallium/winsys/virgl/drm/virgl_drm_winsys.c
@@ -63,6 +63,7 @@ static inline boolean can_cache_resource(uint32_t bind)
           bind == VIRGL_BIND_VERTEX_BUFFER ||
           bind == VIRGL_BIND_CUSTOM ||
           bind == VIRGL_BIND_STAGING ||
+          bind == VIRGL_BIND_DEPTH_STENCIL ||
           bind == 0;
 }