Mesa (main): anv: drop redundant unlikely's around INTEL_DEBUG

[GitLab Mirror]

Module: Mesa
Branch: main
Commit: 1d1cd2ee772a7755e99eb09b1141c53380988e30
URL:    http://cgit.freedesktop.org/mesa/mesa/commit/?id=1d1cd2ee772a7755e99eb09b1141c53380988e30

Author: Marcin Ślusarz <marcin.slusarz at intel.com>
Date:   Thu Sep 30 13:32:45 2021 +0200

anv: drop redundant unlikely's around INTEL_DEBUG

They are not needed since 4015e1876a77162e3444eeaa29a0dfbc47efe90e.

Signed-off-by: Marcin Ślusarz <marcin.slusarz at intel.com>
Reviewed-by: Lionel Landwerlin <lionel.g.landwerlin at intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/13115>

---

 src/intel/vulkan/anv_private.h     | 2 +-
 src/intel/vulkan/genX_cmd_buffer.c | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/src/intel/vulkan/anv_private.h b/src/intel/vulkan/anv_private.h
index 19dcf1983b0..cf34d0178e3 100644
--- a/src/intel/vulkan/anv_private.h
+++ b/src/intel/vulkan/anv_private.h
@@ -4703,7 +4703,7 @@ anv_add_pending_pipe_bits(struct anv_cmd_buffer* cmd_buffer,
                           const char* reason)
 {
    cmd_buffer->state.pending_pipe_bits |= bits;
-   if (unlikely(INTEL_DEBUG & DEBUG_PIPE_CONTROL) && bits)
+   if ((INTEL_DEBUG & DEBUG_PIPE_CONTROL) && bits)
    {
       fputs("pc: add ", stderr);
       anv_dump_pipe_bits(bits);
diff --git a/src/intel/vulkan/genX_cmd_buffer.c b/src/intel/vulkan/genX_cmd_buffer.c
index 0ecb5a01773..a69236baa9b 100644
--- a/src/intel/vulkan/genX_cmd_buffer.c
+++ b/src/intel/vulkan/genX_cmd_buffer.c
@@ -72,7 +72,7 @@ convert_pc_to_bits(struct GENX(PIPE_CONTROL) *pc) {
 }
 
 #define anv_debug_dump_pc(pc) \
-   if (unlikely(INTEL_DEBUG & DEBUG_PIPE_CONTROL)) { \
+   if (INTEL_DEBUG & DEBUG_PIPE_CONTROL) { \
       fputs("pc: emit PC=( ", stderr); \
       anv_dump_pipe_bits(convert_pc_to_bits(&(pc))); \
       fprintf(stderr, ") reason: %s\n", __FUNCTION__); \