Mesa (main): intel/genxml: Allow MI_FLUSH_DW on the blitter

GitLab Mirror gitlab-mirror at kemper.freedesktop.org
Thu Oct 28 21:34:29 UTC 2021


Module: Mesa
Branch: main
Commit: 9163500aa17492a7446fe59ab18518d83e1c248d
URL:    http://cgit.freedesktop.org/mesa/mesa/commit/?id=9163500aa17492a7446fe59ab18518d83e1c248d

Author: Kenneth Graunke <kenneth at whitecape.org>
Date:   Fri Sep  4 02:38:35 2020 -0700

intel/genxml: Allow MI_FLUSH_DW on the blitter

Pretty sure this is how you flush the blitter.

Reviewed-by: Sagar Ghuge <sagar.ghuge at intel.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/13520>

---

 src/intel/genxml/gen11.xml  | 2 +-
 src/intel/genxml/gen12.xml  | 4 ++--
 src/intel/genxml/gen125.xml | 2 +-
 3 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/src/intel/genxml/gen11.xml b/src/intel/genxml/gen11.xml
index 1c9a28c220a..1b4a00e306d 100644
--- a/src/intel/genxml/gen11.xml
+++ b/src/intel/genxml/gen11.xml
@@ -5917,7 +5917,7 @@
     <field name="Left Eye Display Buffer Base Address" start="108" end="127" type="address"/>
   </instruction>
 
-  <instruction name="MI_FLUSH_DW" bias="2" length="5" engine="video">
+  <instruction name="MI_FLUSH_DW" bias="2" length="5" engine="blitter|video">
     <field name="DWord Length" start="0" end="5" type="uint"/>
     <field name="Video Pipeline Cache Invalidate" start="7" end="7" type="bool"/>
     <field name="Notify Enable" start="8" end="8" type="bool"/>
diff --git a/src/intel/genxml/gen12.xml b/src/intel/genxml/gen12.xml
index 5cf96e6bb05..97a4e191927 100644
--- a/src/intel/genxml/gen12.xml
+++ b/src/intel/genxml/gen12.xml
@@ -6091,8 +6091,8 @@
     <field name="Left Eye Display Buffer Base Address" start="108" end="127" type="address"/>
   </instruction>
 
-  <instruction name="MI_FLUSH_DW" bias="2" length="5" engine="video">
-    <field name="DWord Length" start="0" end="5" type="uint"/>
+  <instruction name="MI_FLUSH_DW" bias="2" length="5" engine="blitter|video">
+    <field name="DWord Length" start="0" end="5" type="uint" default="3"/>
     <field name="Video Pipeline Cache Invalidate" start="7" end="7" type="bool"/>
     <field name="Notify Enable" start="8" end="8" type="bool"/>
     <field name="Flush LLC" start="9" end="9" type="bool"/>
diff --git a/src/intel/genxml/gen125.xml b/src/intel/genxml/gen125.xml
index 346c05d6793..bece8f0562a 100644
--- a/src/intel/genxml/gen125.xml
+++ b/src/intel/genxml/gen125.xml
@@ -6074,7 +6074,7 @@
     <field name="Left Eye Display Buffer Base Address" start="108" end="127" type="address"/>
   </instruction>
 
-  <instruction name="MI_FLUSH_DW" bias="2" length="5" engine="video">
+  <instruction name="MI_FLUSH_DW" bias="2" length="5" engine="blitter|video">
     <field name="DWord Length" start="0" end="5" type="uint"/>
     <field name="Video Pipeline Cache Invalidate" start="7" end="7" type="bool"/>
     <field name="Notify Enable" start="8" end="8" type="bool"/>



More information about the mesa-commit mailing list