Mesa (main): radeonsi: set more state bits for disabled binning

[GitLab Mirror]

Module: Mesa
Branch: main
Commit: 3985a1ac0fc1d69582d73ee548f4cdd64cfd504a
URL:    http://cgit.freedesktop.org/mesa/mesa/commit/?id=3985a1ac0fc1d69582d73ee548f4cdd64cfd504a

Author: Marek Olšák <marek.olsak at amd.com>
Date:   Tue Mar 22 09:03:37 2022 -0400

radeonsi: set more state bits for disabled binning

based on PAL

Reviewed-by: Pierre-Eric Pelloux-Prayer <pierre-eric.pelloux-prayer at amd.com>
Part-of: <https://gitlab.freedesktop.org/mesa/mesa/-/merge_requests/15965>

---

 src/gallium/drivers/radeonsi/si_state_binning.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/src/gallium/drivers/radeonsi/si_state_binning.c b/src/gallium/drivers/radeonsi/si_state_binning.c
index e73cf722237..7d6aff33331 100644
--- a/src/gallium/drivers/radeonsi/si_state_binning.c
+++ b/src/gallium/drivers/radeonsi/si_state_binning.c
@@ -424,6 +424,8 @@ static void si_emit_dpbb_disable(struct si_context *sctx)
             S_028C44_BIN_SIZE_X(bin_size.x == 16) | S_028C44_BIN_SIZE_Y(bin_size.y == 16) |
             S_028C44_BIN_SIZE_X_EXTEND(bin_size_extend.x) |
             S_028C44_BIN_SIZE_Y_EXTEND(bin_size_extend.y) | S_028C44_DISABLE_START_OF_PRIM(1) |
+            S_028C44_FPOVS_PER_BATCH(63) |
+            S_028C44_OPTIMAL_BIN_SELECTION(1) |
             S_028C44_FLUSH_ON_BINNING_TRANSITION(1));
    } else {
       radeon_opt_set_context_reg(