[Mesa-dev] [PATCH 0/2] i965/gen7: vertical alignment fixes.

[Eric Anholt]

Paul Berry <stereotype441 at gmail.com> writes:

> While working on patch b4c3b83 (i965: Fix vertical alignment for
> multisampled buffers) I noticed that we were failing to follow another
> alignment rule: on gen7, render targets using Y tiling must have a
> vertical alignment of 4.  This patch series ensures that we follow
> that rule by preferring a vertical alignment of 4 the hardware allows
> it (patch 1), and disallowing Y tiling of renderable surfaces when the
> hardware doesn't allow an alignment of 4 (patch 2).
>
> I'm not aware of any hardware misbehaviour resulting from our previous
> failure to follow this alignment rule, so I'm going to recommend that
> these patches *not* be backported to stable branches.

Reviewed-by: Eric Anholt <eric at anholt.net>
-------------- next part --------------
A non-text attachment was scrubbed...
Name: not available
Type: application/pgp-signature
Size: 835 bytes
Desc: not available
URL: <http://lists.freedesktop.org/archives/mesa-dev/attachments/20131117/74e8efc3/attachment.pgp>