[Mesa-dev] [PATCH 0/9] i965: Implement coherent framebuffer fetch on Gen9+.
currojerez at riseup.net
Thu Jul 28 21:50:07 UTC 2016
This series gets coherent render target reads working with the i965
driver and exposes the EXT_shader_framebuffer_fetch extension on Gen9+
platforms. It's dependent on the series I sent last week to make the
driver-independent changes to enable framebuffer fetch , and the
series to enable non-coherent framebuffer fetch in the i965 driver
. You can find the whole series and dependencies in a branch here
. It's mainly a few compiler back-end changes left to get the
[PATCH 1/9] i965/eu: Take into account the target cache argument in brw_set_dp_read_message.
[PATCH 2/9] i965/eu: Add codegen support for the Gen9+ render target read message.
[PATCH 3/9] i965/disasm: Fix RC message type strings on Gen7+.
[PATCH 4/9] i965/fs: Define framebuffer read virtual opcode.
[PATCH 5/9] i965/fs: Define logical framebuffer read opcode and lower it to physical reads.
[PATCH 6/9] i965/fs: Don't CSE render target messages with different target index.
[PATCH 7/9] i965/fs: Remove special casing of framebuffer writes in scheduler code.
[PATCH 8/9] i965/fs: Hook up coherent framebuffer reads to the NIR front-end.
[PATCH 9/9] i965: Expose shader framebuffer fetch extensions on Gen9+.
More information about the mesa-dev