[Mesa-dev] [PATCH 16/23] i965/fs: Add do_untyped_vector_read helper
Samuel Iglesias Gonsálvez
siglesias at igalia.com
Tue May 3 12:22:05 UTC 2016
From: Iago Toral Quiroga <itoral at igalia.com>
We are going to need the same logic that we use to handle ssbo loads
of doubles in other places, like shared variable loads, which also
use emit_untyped_read. Pull the logic to a separate helper function
that we can share.
---
src/mesa/drivers/dri/i965/brw_fs.h | 6 ++
src/mesa/drivers/dri/i965/brw_fs_nir.cpp | 110 ++++++++++++++++++-------------
2 files changed, 70 insertions(+), 46 deletions(-)
diff --git a/src/mesa/drivers/dri/i965/brw_fs.h b/src/mesa/drivers/dri/i965/brw_fs.h
index c95b30a..1e78f0c 100644
--- a/src/mesa/drivers/dri/i965/brw_fs.h
+++ b/src/mesa/drivers/dri/i965/brw_fs.h
@@ -111,6 +111,12 @@ public:
const fs_reg src,
uint32_t components);
+ void do_untyped_vector_read(const brw::fs_builder &bld,
+ const fs_reg surf_index,
+ const fs_reg offset_reg,
+ const fs_reg dest,
+ unsigned num_components);
+
bool run_fs(bool do_rep_send);
bool run_vs(gl_clip_plane *clip_planes);
bool run_tes();
diff --git a/src/mesa/drivers/dri/i965/brw_fs_nir.cpp b/src/mesa/drivers/dri/i965/brw_fs_nir.cpp
index 9cd751b..2c11783 100644
--- a/src/mesa/drivers/dri/i965/brw_fs_nir.cpp
+++ b/src/mesa/drivers/dri/i965/brw_fs_nir.cpp
@@ -2709,6 +2709,68 @@ fs_visitor::nir_emit_cs_intrinsic(const fs_builder &bld,
}
void
+fs_visitor::do_untyped_vector_read(const fs_builder &bld,
+ const fs_reg surf_index,
+ const fs_reg offset_reg,
+ const fs_reg dest,
+ unsigned num_components)
+{
+ if (type_sz(dest.type) <= 4) {
+ fs_reg read_result = emit_untyped_read(bld, surf_index, offset_reg,
+ 1 /* dims */,
+ num_components,
+ BRW_PREDICATE_NONE);
+ read_result.type = dest.type;
+ for (unsigned i = 0; i < num_components; i++)
+ bld.MOV(offset(dest, bld, i), offset(read_result, bld, i));
+ } else {
+ /* Reading a dvec, so we need to:
+ *
+ * 1. Multiply num_components by 2, to account for the fact that we
+ * need to read 64-bit components.
+ * 2. Shuffle the result of the load to form valid 64-bit elements
+ * 3. Emit a second load (for components z/w) if needed.
+ */
+ fs_reg read_offset = vgrf(glsl_type::uint_type);
+ bld.MOV(read_offset, offset_reg);
+
+ int iters = num_components <= 2 ? 1 : 2;
+
+ /* Load the dvec, the first iteration loads components x/y, the second
+ * iteration, if needed, loads components z/w
+ */
+ for (int it = 0; it < iters; it++) {
+ /* Compute number of components to read in this iteration */
+ int iter_components = MIN2(2, num_components);
+ num_components -= iter_components;
+
+ /* Read. Since this message reads 32-bit components, we need to
+ * read twice as many components.
+ */
+ fs_reg read_result = emit_untyped_read(bld, surf_index, read_offset,
+ 1 /* dims */,
+ iter_components * 2,
+ BRW_PREDICATE_NONE);
+
+ /* Shuffle the 32-bit load result into valid 64-bit data */
+ SHUFFLE_32BIT_LOAD_RESULT_TO_64BIT_DATA(bld,
+ read_result,
+ read_result, iter_components);
+
+ /* Move each component to its destination */
+ read_result = retype(read_result, BRW_REGISTER_TYPE_DF);
+ for (int c = 0; c < iter_components; c++) {
+ bld.MOV(offset(dest, bld, it * 2 + c),
+ offset(read_result, bld, c));
+ }
+
+ bld.ADD(read_offset, read_offset, brw_imm_ud(16));
+ }
+ }
+}
+
+
+void
fs_visitor::nir_emit_intrinsic(const fs_builder &bld, nir_intrinsic_instr *instr)
{
fs_reg dest;
@@ -3073,53 +3135,9 @@ fs_visitor::nir_emit_intrinsic(const fs_builder &bld, nir_intrinsic_instr *instr
}
/* Read the vector */
- if (type_sz(dest.type) <= 4) {
- fs_reg read_result = emit_untyped_read(bld, surf_index, offset_reg,
- 1 /* dims */,
- instr->num_components,
- BRW_PREDICATE_NONE);
- read_result.type = dest.type;
- for (int i = 0; i < instr->num_components; i++)
- bld.MOV(offset(dest, bld, i), offset(read_result, bld, i));
- } else {
- /* Reading a dvec, so we need to:
- *
- * 1. Multiply num_components by 2, to account for the fact that we
- * need to read 64-bit components.
- * 2. Shuffle the result of the load to form valid 64-bit elements
- * 3. Emit a second load (for components z/w) if needed.
- */
- fs_reg read_offset = vgrf(glsl_type::uint_type);
- bld.MOV(read_offset, offset_reg);
+ do_untyped_vector_read(bld, surf_index, offset_reg,
+ dest, instr->num_components);
- int num_components = instr->num_components;
- int iters = num_components <= 2 ? 1 : 2;
-
- /* Load the dvec, the first iteration loads components x/y, the second
- * iteration, if needed, loads components z/w
- */
- for (int it = 0; it < iters; it++) {
- /* Compute number of components to read in this iteration */
- int iter_components = MIN2(2, num_components);
- num_components -= iter_components;
-
- /* Read. Since this message reads 32-bit components, we need to
- * read twice as many components.
- */
- fs_reg read_result = emit_untyped_read(bld, surf_index, read_offset,
- 1 /* dims */,
- iter_components * 2,
- BRW_PREDICATE_NONE);
- read_result.type = BRW_REGISTER_TYPE_F;
-
- /* Shuffle the 32-bit load result into valid 64-bit data */
- SHUFFLE_32BIT_LOAD_RESULT_TO_64BIT_DATA(bld,
- offset(dest, bld, it * 2),
- read_result, iter_components);
-
- bld.ADD(read_offset, read_offset, brw_imm_ud(16));
- }
- }
break;
}
--
2.5.0
More information about the mesa-dev
mailing list