[Mesa-dev] [PATCH 22/24] i965/fs: Build 32-wide compute shader when needed.

Francisco Jerez currojerez at riseup.net
Fri May 27 03:46:27 UTC 2016


---
 src/mesa/drivers/dri/i965/brw_fs.cpp | 26 ++++++++++++++++++++++++++
 1 file changed, 26 insertions(+)

diff --git a/src/mesa/drivers/dri/i965/brw_fs.cpp b/src/mesa/drivers/dri/i965/brw_fs.cpp
index 1f3b23b..7002346 100644
--- a/src/mesa/drivers/dri/i965/brw_fs.cpp
+++ b/src/mesa/drivers/dri/i965/brw_fs.cpp
@@ -6547,6 +6547,32 @@ brw_compile_cs(const struct brw_compiler *compiler, void *log_data,
       }
    }
 
+   fs_visitor v32(compiler, log_data, mem_ctx, key, &prog_data->base,
+                 NULL, /* Never used in core profile */
+                 shader, 32, shader_time_index);
+   if (!fail_msg && v8.max_dispatch_width >= 32 &&
+       simd_required == 32) {
+      /* Try a SIMD32 compile */
+      if (simd_required <= 8)
+         v32.import_uniforms(&v8);
+      else if (simd_required <= 16)
+         v32.import_uniforms(&v16);
+
+      if (!v32.run_cs()) {
+         compiler->shader_perf_log(log_data,
+                                   "SIMD32 shader failed to compile: %s",
+                                   v16.fail_msg);
+         if (!cfg) {
+            fail_msg =
+               "Couldn't generate SIMD32 program and not "
+               "enough threads for SIMD16";
+         }
+      } else {
+         cfg = v32.cfg;
+         prog_data->simd_size = 32;
+      }
+   }
+
    if (unlikely(cfg == NULL)) {
       assert(fail_msg);
       if (error_str)
-- 
2.7.3



More information about the mesa-dev mailing list