[Mesa-dev] [v2 17/17] i965: Enable fast clears for multi-lod
Topi Pohjolainen
topi.pohjolainen at gmail.com
Wed Nov 23 09:16:16 UTC 2016
From: Ben Widawsky <ben at bwidawsk.net>
On SKL (also fast clear is used for level 0, layer 0):
Manhattan 3.0: 3.88434% +/- 0.814659%
Manhattan 3.0 off: 3.25542% +/- 0.101149%
Trex: 3.43501% +/- 0.31223%
Trex off: 4.13781% +/- 0.0993569%
ON BDW:
Manhattan 3.0: 1.37079% +/- 0.571208%
Manhattan 3.0 off: 1.74029% +/- 0.267499%
v2 (Ben, Matt): Fix rebase error by removing the perf warning
v3 (Topi): Rebased on top of revised eligibility logic
Signed-off-by: Topi Pohjolainen <topi.pohjolainen at intel.com>
Reviewed-by: Jason Ekstrand <jason at jlekstrand.net> (v2)
---
src/mesa/drivers/dri/i965/intel_mipmap_tree.c | 15 ---------------
1 file changed, 15 deletions(-)
diff --git a/src/mesa/drivers/dri/i965/intel_mipmap_tree.c b/src/mesa/drivers/dri/i965/intel_mipmap_tree.c
index d943f04..211b705 100644
--- a/src/mesa/drivers/dri/i965/intel_mipmap_tree.c
+++ b/src/mesa/drivers/dri/i965/intel_mipmap_tree.c
@@ -201,21 +201,6 @@ intel_miptree_supports_non_msrt_fast_clear(struct brw_context *brw,
if (brw->gen < 8 && (mip_mapped || arrayed))
return false;
- /* Not implemented yet. */
- if (mip_mapped) {
- perf_debug("Multi-LOD fast clear - giving up (%dx%dx%d).\n",
- mt->logical_width0, mt->logical_height0, mt->last_level);
- return false;
- }
-
- /* Not implemented yet. */
- if (arrayed) {
- perf_debug("Layered fast clear - giving up. (%dx%d%d)\n",
- mt->logical_width0, mt->logical_height0,
- mt->physical_depth0);
- return false;
- }
-
/* There's no point in using an MCS buffer if the surface isn't in a
* renderable format.
*/
--
2.5.5
More information about the mesa-dev
mailing list