[Mesa-dev] [PATCH V2 00/24] Add Cannonlake support
Anuj Phogat
anuj.phogat at gmail.com
Fri May 12 23:38:04 UTC 2017
This series adds support for Cannonlake.
Changes from V1 to V2:
- Incorporated the review comments from V1.
- Rebased 8 months old CNL branch on top of master
- Wired up Linux and Android build files for gen10
- Replaced the use of few gen9 functions with gen10 specific functions.
- Squashed few patches, dropped few and created new patches.
What's remaining:
- Add missing gen10 bits in Vulkan driver.
- Fix failing piglit, cts tests for GL and Vulkan.
You can also find this series at:
https://github.com/aphogat/mesa.git
branch: reviews
Anuj Phogat (18):
i965/cnl: Define genX(x) and GENX(x) for gen10
i965/cnl: Include gen10_pack.h
i965/cnl: Add gen10 specific function declarations
i965/cnl: Update the script generating genX_bits.h
i965/cnl: Add isl_gen10 header and source files
i965/cnl: Wire up Mesa build files for gen10
i965/cnl: Wire up android Mesa build files for gen10
i965/cnl: Add pci id for INTEL_DEVID_OVERRIDE
i965/cnl: Add cnl bits in aubinator
i965/cnl: Update few assertions
i965/cnl: Handle gen10 in switch cases across the driver
i965/cnl: Start using CNL MOCS defines
i965/cnl: Start using gen10 specific functions
i965/cnl: Don't resolve single sampled color rb in case of sRGB formats
i965/cnl: Make URB {VS, GS, HS, DS} sizes non multiple of 3
i965/cnl: Reformat surface_format_info table to accomodate gen10+
i965/cnl: Enable CCS_E and RT support for few formats
i965: Simplify get_l3_way_size() function
Ben Widawsky (5):
i965: Make feature macros gen8 based
i965/cnl: Add a preliminary device for Cannonlake
i965/cnl: Implement new pipe control workaround
i965/cnl: Implement depth count workaround
i965/cnl: Restore lossless compression for sRGB formats
Jason Ekstrand (1):
i965/cnl: Add gen10.xml
include/pci_ids/i965_pci_ids.h | 12 +
src/intel/Android.genxml.mk | 5 +
src/intel/Android.isl.mk | 20 +
src/intel/Android.vulkan.mk | 21 +
src/intel/Makefile.isl.am | 4 +
src/intel/Makefile.sources | 12 +-
src/intel/Makefile.vulkan.am | 7 +-
src/intel/common/gen_device_info.c | 71 +-
src/intel/common/gen_device_info.h | 1 +
src/intel/common/gen_l3_config.c | 11 +-
src/intel/compiler/brw_compiler.h | 2 +-
src/intel/compiler/brw_eu.c | 2 +
src/intel/compiler/brw_eu_compact.c | 1 +
src/intel/genxml/gen10.xml | 3563 ++++++++++++++++++++++
src/intel/genxml/genX_pack.h | 2 +
src/intel/genxml/gen_bits_header.py | 6 +-
src/intel/genxml/gen_macros.h | 3 +
src/intel/isl/isl.c | 9 +
src/intel/isl/isl_format.c | 498 +--
src/intel/isl/isl_gen10.c | 41 +
src/intel/isl/isl_gen10.h | 45 +
src/intel/isl/isl_priv.h | 12 +
src/intel/tools/aubinator.c | 8 +-
src/intel/vulkan/anv_cmd_buffer.c | 1 +
src/intel/vulkan/anv_device.c | 1 +
src/intel/vulkan/anv_entrypoints_gen.py | 1 +
src/mesa/drivers/dri/i965/Android.mk | 24 +-
src/mesa/drivers/dri/i965/Makefile.am | 6 +-
src/mesa/drivers/dri/i965/Makefile.sources | 4 +
src/mesa/drivers/dri/i965/brw_blorp.c | 6 +
src/mesa/drivers/dri/i965/brw_blorp.h | 2 +
src/mesa/drivers/dri/i965/brw_context.c | 2 +-
src/mesa/drivers/dri/i965/brw_formatquery.c | 1 +
src/mesa/drivers/dri/i965/brw_pipe_control.c | 11 +
src/mesa/drivers/dri/i965/brw_program.c | 2 +-
src/mesa/drivers/dri/i965/brw_queryobj.c | 8 +
src/mesa/drivers/dri/i965/brw_state.h | 9 +
src/mesa/drivers/dri/i965/brw_state_upload.c | 4 +-
src/mesa/drivers/dri/i965/brw_wm_surface_state.c | 2 +
src/mesa/drivers/dri/i965/gen7_urb.c | 12 +
src/mesa/drivers/dri/i965/genX_state_upload.c | 4 +-
src/mesa/drivers/dri/i965/intel_mipmap_tree.c | 2 +-
src/mesa/drivers/dri/i965/intel_screen.c | 2 +
43 files changed, 4180 insertions(+), 280 deletions(-)
create mode 100644 src/intel/genxml/gen10.xml
create mode 100644 src/intel/isl/isl_gen10.c
create mode 100644 src/intel/isl/isl_gen10.h
--
2.9.3
More information about the mesa-dev
mailing list