<html>
<head>
<base href="https://bugs.freedesktop.org/">
</head>
<body>
<p>
<div>
<b><a class="bz_bug_link
bz_status_NEW "
title="NEW - [NVC1] HDMI audio device only visible after rescan"
href="https://bugs.freedesktop.org/show_bug.cgi?id=75985#c68">Comment # 68</a>
on <a class="bz_bug_link
bz_status_NEW "
title="NEW - [NVC1] HDMI audio device only visible after rescan"
href="https://bugs.freedesktop.org/show_bug.cgi?id=75985">bug 75985</a>
from <span class="vcard"><a class="email" href="mailto:lukas@wunner.de" title="Lukas Wunner <lukas@wunner.de>"> <span class="fn">Lukas Wunner</span></a>
</span></b>
<pre>Created <span class=""><a href="attachment.cgi?id=137989" name="attach_137989" title="Patch to simulate hidden HDA on systems which normally expose it">attachment 137989</a> <a href="attachment.cgi?id=137989&action=edit" title="Patch to simulate hidden HDA on systems which normally expose it">[details]</a></span> <a href='page.cgi?id=splinter.html&bug=75985&attachment=137989'>[review]</a>
Patch to simulate hidden HDA on systems which normally expose it
This is a quick & dirty hack to hide the HDA controller in the EFI stub. It can
be used to simulate a hidden HDA controller on systems which normally expose
it. Register 0x488 is written for any PCI device that has a ROM. On my machine
that happens to only be the case for the Nvidia GPU.
If I boot my system with this patch applied, the HDA controller is not
enumerated and invoking lspci on the GPU shows that the multifunction bit is
cleared, as is bit 25 at offset 0x488.
Applying the three other patches I've attached to this bugzilla on top results
in the HDA controller being enumerated again. So the patches seem to work as
intended.
One interesting behavior I've noticed though: If I hide the HDA in the EFI stub
and do not expose it with a PCI quirk, putting the GPU into D3cold and back
into D0 causes the multifunction bit to be set, same for bit 25 at offset
0x488, even though the bits were cleared before the GPU went into D3cold. I
don't see anything in the ACPI tables that bit 25 is written, I'm rather under
the impression that the GPU has some non-volatile memory where the vendor
preconfigures bits that are restored when the device comes out of power-on
reset. But because the PCI quirk is also executed on resume of the GPU, we
should have that covered.</pre>
</div>
</p>
<hr>
<span>You are receiving this mail because:</span>
<ul>
<li>You are the assignee for the bug.</li>
</ul>
</body>
</html>