dri-devel October 2021

dri-devel@lists.freedesktop.org

347 participants
825 discussions

[PATCH] kernel/locking: Add context to ww_mutex_trylock.
by Maarten Lankhorst 04 Nov '21

04 Nov '21

i915 will soon gain an eviction path that trylock a whole lot of locks for eviction, getting dmesg failures like below: BUG: MAX_LOCK_DEPTH too low! turning off the locking correctness validator. depth: 48 max: 48! 48 locks held by i915_selftest/5776: #0: ffff888101a79240 (&dev->mutex){....}-{3:3}, at: __driver_attach+0x88/0x160 #1: ffffc900009778c0 (reservation_ww_class_acquire){+.+.}-{0:0}, at: i915_vma_pin.constprop.63+0x39/0x1b0 [i915] #2: ffff88800cf74de8 (reservation_ww_class_mutex){+.+.}-{3:3}, at: i915_vma_pin.constprop.63+0x5f/0x1b0 [i915] #3: ffff88810c7f9e38 (&vm->mutex/1){+.+.}-{3:3}, at: i915_vma_pin_ww+0x1c4/0x9d0 [i915] #4: ffff88810bad5768 (reservation_ww_class_mutex){+.+.}-{3:3}, at: i915_gem_evict_something+0x110/0x860 [i915] #5: ffff88810bad60e8 (reservation_ww_class_mutex){+.+.}-{3:3}, at: i915_gem_evict_something+0x110/0x860 [i915] ... #46: ffff88811964d768 (reservation_ww_class_mutex){+.+.}-{3:3}, at: i915_gem_evict_something+0x110/0x860 [i915] #47: ffff88811964e0e8 (reservation_ww_class_mutex){+.+.}-{3:3}, at: i915_gem_evict_something+0x110/0x860 [i915] INFO: lockdep is turned off. Fixing eviction to nest into ww_class_acquire is a high priority, but it requires a rework of the entire driver, which can only be done one step at a time. As an intermediate solution, add an acquire context to ww_mutex_trylock, which allows us to do proper nesting annotations on the trylocks, making the above lockdep splat disappear. This is also useful in regulator_lock_nested, which may avoid dropping regulator_nesting_mutex in the uncontended path, so use it there. Signed-off-by: Maarten Lankhorst <maarten.lankhorst(a)linux.intel.com> Cc: Peter Zijlstra <peterz(a)infradead.org> Cc: Ingo Molnar <mingo(a)redhat.com> Cc: Will Deacon <will(a)kernel.org> Cc: Waiman Long <longman(a)redhat.com> Cc: Boqun Feng <boqun.feng(a)gmail.com> Cc: Liam Girdwood <lgirdwood(a)gmail.com> Cc: Mark Brown <broonie(a)kernel.org> Cc: linux-kernel(a)vger.kernel.org --- drivers/gpu/drm/drm_modeset_lock.c | 2 +- drivers/regulator/core.c | 2 +- include/linux/dma-resv.h | 2 +- include/linux/ww_mutex.h | 13 +---- kernel/locking/mutex.c | 38 +++++++++++++ kernel/locking/test-ww_mutex.c | 86 ++++++++++++++++++++++-------- lib/locking-selftest.c | 2 +- 7 files changed, 109 insertions(+), 36 deletions(-) diff --git a/drivers/gpu/drm/drm_modeset_lock.c b/drivers/gpu/drm/drm_modeset_lock.c index fcfe1a03c4a1..bf8a6e823a15 100644 --- a/drivers/gpu/drm/drm_modeset_lock.c +++ b/drivers/gpu/drm/drm_modeset_lock.c @@ -248,7 +248,7 @@ static inline int modeset_lock(struct drm_modeset_lock *lock, if (ctx->trylock_only) { lockdep_assert_held(&ctx->ww_ctx); - if (!ww_mutex_trylock(&lock->mutex)) + if (!ww_mutex_trylock(&lock->mutex, NULL)) return -EBUSY; else return 0; diff --git a/drivers/regulator/core.c b/drivers/regulator/core.c index ca6caba8a191..f4d441b1a8bf 100644 --- a/drivers/regulator/core.c +++ b/drivers/regulator/core.c @@ -145,7 +145,7 @@ static inline int regulator_lock_nested(struct regulator_dev *rdev, mutex_lock(&regulator_nesting_mutex); - if (ww_ctx || !ww_mutex_trylock(&rdev->mutex)) { + if (!ww_mutex_trylock(&rdev->mutex, ww_ctx)) { if (rdev->mutex_owner == current) rdev->ref_cnt++; else diff --git a/include/linux/dma-resv.h b/include/linux/dma-resv.h index e1ca2080a1ff..39fefb86780b 100644 --- a/include/linux/dma-resv.h +++ b/include/linux/dma-resv.h @@ -173,7 +173,7 @@ static inline int dma_resv_lock_slow_interruptible(struct dma_resv *obj, */ static inline bool __must_check dma_resv_trylock(struct dma_resv *obj) { - return ww_mutex_trylock(&obj->lock); + return ww_mutex_trylock(&obj->lock, NULL); } /** diff --git a/include/linux/ww_mutex.h b/include/linux/ww_mutex.h index b77f39f319ad..0b8f28577c00 100644 --- a/include/linux/ww_mutex.h +++ b/include/linux/ww_mutex.h @@ -313,17 +313,8 @@ ww_mutex_lock_slow_interruptible(struct ww_mutex *lock, extern void ww_mutex_unlock(struct ww_mutex *lock); -/** - * ww_mutex_trylock - tries to acquire the w/w mutex without acquire context - * @lock: mutex to lock - * - * Trylocks a mutex without acquire context, so no deadlock detection is - * possible. Returns 1 if the mutex has been acquired successfully, 0 otherwise. - */ -static inline int __must_check ww_mutex_trylock(struct ww_mutex *lock) -{ - return mutex_trylock(&lock->base); -} +int __must_check ww_mutex_trylock(struct ww_mutex *lock, + struct ww_acquire_ctx *ctx); /*** * ww_mutex_destroy - mark a w/w mutex unusable diff --git a/kernel/locking/mutex.c b/kernel/locking/mutex.c index d2df5e68b503..5d0f5b04b568 100644 --- a/kernel/locking/mutex.c +++ b/kernel/locking/mutex.c @@ -1112,6 +1112,44 @@ __ww_mutex_lock(struct mutex *lock, unsigned int state, unsigned int subclass, return __mutex_lock_common(lock, state, subclass, nest_lock, ip, ww_ctx, true); } +/** + * ww_mutex_trylock - tries to acquire the w/w mutex with optional acquire context + * @lock: mutex to lock + * @ctx: optional w/w acquire context + * + * Trylocks a mutex with the optional acquire context; no deadlock detection is + * possible. Returns 1 if the mutex has been acquired successfully, 0 otherwise. + * + * Unlike ww_mutex_lock, no deadlock handling is performed. However, if a @ctx is + * specified, -EALREADY and -EDEADLK handling may happen in calls to ww_mutex_lock. + * + * A mutex acquired with this function must be released with ww_mutex_unlock. + */ +int __sched +ww_mutex_trylock(struct ww_mutex *ww, struct ww_acquire_ctx *ctx) +{ + bool locked; + + if (!ctx) + return mutex_trylock(&ww->base); + +#ifdef CONFIG_DEBUG_MUTEXES + DEBUG_LOCKS_WARN_ON(ww->base.magic != &ww->base); +#endif + + preempt_disable(); + locked = __mutex_trylock(&ww->base); + + if (locked) { + ww_mutex_set_context_fastpath(ww, ctx); + mutex_acquire_nest(&ww->base.dep_map, 0, 1, &ctx->dep_map, _RET_IP_); + } + preempt_enable(); + + return locked; +} +EXPORT_SYMBOL(ww_mutex_trylock); + #ifdef CONFIG_DEBUG_LOCK_ALLOC void __sched mutex_lock_nested(struct mutex *lock, unsigned int subclass) diff --git a/kernel/locking/test-ww_mutex.c b/kernel/locking/test-ww_mutex.c index 3e82f449b4ff..d63ac411f367 100644 --- a/kernel/locking/test-ww_mutex.c +++ b/kernel/locking/test-ww_mutex.c @@ -16,6 +16,15 @@ static DEFINE_WD_CLASS(ww_class); struct workqueue_struct *wq; +#ifdef CONFIG_DEBUG_WW_MUTEX_SLOWPATH +#define ww_acquire_init_noinject(a, b) do { \ + ww_acquire_init((a), (b)); \ + (a)->deadlock_inject_countdown = ~0U; \ + } while (0) +#else +#define ww_acquire_init_noinject(a, b) ww_acquire_init((a), (b)) +#endif + struct test_mutex { struct work_struct work; struct ww_mutex mutex; @@ -36,7 +45,7 @@ static void test_mutex_work(struct work_struct *work) wait_for_completion(&mtx->go); if (mtx->flags & TEST_MTX_TRY) { - while (!ww_mutex_trylock(&mtx->mutex)) + while (!ww_mutex_trylock(&mtx->mutex, NULL)) cond_resched(); } else { ww_mutex_lock(&mtx->mutex, NULL); @@ -109,19 +118,38 @@ static int test_mutex(void) return 0; } -static int test_aa(void) +static int test_aa(bool trylock) { struct ww_mutex mutex; struct ww_acquire_ctx ctx; int ret; + const char *from = trylock ? "trylock" : "lock"; ww_mutex_init(&mutex, &ww_class); ww_acquire_init(&ctx, &ww_class); - ww_mutex_lock(&mutex, &ctx); + if (!trylock) { + ret = ww_mutex_lock(&mutex, &ctx); + if (ret) { + pr_err("%s: initial lock failed!\n", __func__); + goto out; + } + } else { + if (!ww_mutex_trylock(&mutex, &ctx)) { + pr_err("%s: initial trylock failed!\n", __func__); + goto out; + } + } - if (ww_mutex_trylock(&mutex)) { - pr_err("%s: trylocked itself!\n", __func__); + if (ww_mutex_trylock(&mutex, NULL)) { + pr_err("%s: trylocked itself without context from %s!\n", __func__, from); + ww_mutex_unlock(&mutex); + ret = -EINVAL; + goto out; + } + + if (ww_mutex_trylock(&mutex, &ctx)) { + pr_err("%s: trylocked itself with context from %s!\n", __func__, from); ww_mutex_unlock(&mutex); ret = -EINVAL; goto out; @@ -129,17 +157,17 @@ static int test_aa(void) ret = ww_mutex_lock(&mutex, &ctx); if (ret != -EALREADY) { - pr_err("%s: missed deadlock for recursing, ret=%d\n", - __func__, ret); + pr_err("%s: missed deadlock for recursing, ret=%d from %s\n", + __func__, ret, from); if (!ret) ww_mutex_unlock(&mutex); ret = -EINVAL; goto out; } + ww_mutex_unlock(&mutex); ret = 0; out: - ww_mutex_unlock(&mutex); ww_acquire_fini(&ctx); return ret; } @@ -150,7 +178,7 @@ struct test_abba { struct ww_mutex b_mutex; struct completion a_ready; struct completion b_ready; - bool resolve; + bool resolve, trylock; int result; }; @@ -160,8 +188,13 @@ static void test_abba_work(struct work_struct *work) struct ww_acquire_ctx ctx; int err; - ww_acquire_init(&ctx, &ww_class); - ww_mutex_lock(&abba->b_mutex, &ctx); + ww_acquire_init_noinject(&ctx, &ww_class); + if (!abba->trylock) + ww_mutex_lock(&abba->b_mutex, &ctx); + else + WARN_ON(!ww_mutex_trylock(&abba->b_mutex, &ctx)); + + WARN_ON(READ_ONCE(abba->b_mutex.ctx) != &ctx); complete(&abba->b_ready); wait_for_completion(&abba->a_ready); @@ -181,7 +214,7 @@ static void test_abba_work(struct work_struct *work) abba->result = err; } -static int test_abba(bool resolve) +static int test_abba(bool trylock, bool resolve) { struct test_abba abba; struct ww_acquire_ctx ctx; @@ -192,12 +225,18 @@ static int test_abba(bool resolve) INIT_WORK_ONSTACK(&abba.work, test_abba_work); init_completion(&abba.a_ready); init_completion(&abba.b_ready); + abba.trylock = trylock; abba.resolve = resolve; schedule_work(&abba.work); - ww_acquire_init(&ctx, &ww_class); - ww_mutex_lock(&abba.a_mutex, &ctx); + ww_acquire_init_noinject(&ctx, &ww_class); + if (!trylock) + ww_mutex_lock(&abba.a_mutex, &ctx); + else + WARN_ON(!ww_mutex_trylock(&abba.a_mutex, &ctx)); + + WARN_ON(READ_ONCE(abba.a_mutex.ctx) != &ctx); complete(&abba.a_ready); wait_for_completion(&abba.b_ready); @@ -249,7 +288,7 @@ static void test_cycle_work(struct work_struct *work) struct ww_acquire_ctx ctx; int err, erra = 0; - ww_acquire_init(&ctx, &ww_class); + ww_acquire_init_noinject(&ctx, &ww_class); ww_mutex_lock(&cycle->a_mutex, &ctx); complete(cycle->a_signal); @@ -581,7 +620,9 @@ static int stress(int nlocks, int nthreads, unsigned int flags) static int __init test_ww_mutex_init(void) { int ncpus = num_online_cpus(); - int ret; + int ret, i; + + printk(KERN_INFO "Beginning ww mutex selftests\n"); wq = alloc_workqueue("test-ww_mutex", WQ_UNBOUND, 0); if (!wq) @@ -591,17 +632,19 @@ static int __init test_ww_mutex_init(void) if (ret) return ret; - ret = test_aa(); + ret = test_aa(false); if (ret) return ret; - ret = test_abba(false); + ret = test_aa(true); if (ret) return ret; - ret = test_abba(true); - if (ret) - return ret; + for (i = 0; i < 4; i++) { + ret = test_abba(i & 1, i & 2); + if (ret) + return ret; + } ret = test_cycle(ncpus); if (ret) @@ -619,6 +662,7 @@ static int __init test_ww_mutex_init(void) if (ret) return ret; + printk(KERN_INFO "All ww mutex selftests passed\n"); return 0; } diff --git a/lib/locking-selftest.c b/lib/locking-selftest.c index 161108e5d2fe..71652e1c397c 100644 --- a/lib/locking-selftest.c +++ b/lib/locking-selftest.c @@ -258,7 +258,7 @@ static void init_shared_classes(void) #define WWAF(x) ww_acquire_fini(x) #define WWL(x, c) ww_mutex_lock(x, c) -#define WWT(x) ww_mutex_trylock(x) +#define WWT(x) ww_mutex_trylock(x, NULL) #define WWL1(x) ww_mutex_lock(x, NULL) #define WWU(x) ww_mutex_unlock(x) -- 2.33.0

7 18

[PATCH v8 00/10] drm/vc4: hdmi: Support the 4k @ 60Hz modes
by Maxime Ripard 04 Nov '21

04 Nov '21

Hi, Here is a series that enables the higher resolutions on the HDMI0 Controller found in the BCM2711 (RPi4). In order to work it needs a few adjustments to config.txt, most notably to enable the enable_hdmi_4kp60 option. Let me know what you think, Maxime --- Changes from v7: - Rebased on current drm-misc-next Changes from v6: - Rebased on current drm-misc-next - Removed stale clk_request pointer Changes from v5: - Fixed unused variables warning Changes from v4: - Removed the patches already applied - Added various fixes for the issues that have been discovered on the downstream tree Changes from v3: - Rework the encoder retrieval code that was broken on the RPi3 and older - Fix a scrambling enabling issue on some display Changes from v2: - Gathered the various tags - Added Cc stable when relevant - Split out the check to test whether the scrambler is required into an helper - Fixed a bug where the scrambler state wouldn't be tracked properly if it was enabled at boot Changes from v1: - Dropped the range accessors - Drop the mention of force_turbo - Reordered the SCRAMBLER_CTL register to match the offset - Removed duplicate HDMI_14_MAX_TMDS_CLK define - Warn about enable_hdmi_4kp60 only if there's some modes that can't be reached - Rework the BVB clock computation Maxime Ripard (10): drm/vc4: hdmi: Remove the DDC probing for status detection drm/vc4: hdmi: Fix HPD GPIO detection drm/vc4: Make vc4_crtc_get_encoder public drm/vc4: crtc: Add encoder to vc4_crtc_config_pv prototype drm/vc4: crtc: Rework the encoder retrieval code (again) drm/vc4: crtc: Add some logging drm/vc4: Leverage the load tracker on the BCM2711 drm/vc4: hdmi: Raise the maximum clock rate drm/vc4: hdmi: Enable the scrambler on reconnection drm/vc4: Increase the core clock based on HVS load drivers/gpu/drm/vc4/vc4_crtc.c | 60 ++++++++------ drivers/gpu/drm/vc4/vc4_debugfs.c | 7 +- drivers/gpu/drm/vc4/vc4_drv.h | 8 +- drivers/gpu/drm/vc4/vc4_hdmi.c | 13 +-- drivers/gpu/drm/vc4/vc4_kms.c | 126 +++++++++++++++++++++++++----- drivers/gpu/drm/vc4/vc4_plane.c | 5 -- 6 files changed, 157 insertions(+), 62 deletions(-) -- 2.31.1

2 20

[PATCH v2 0/2] Add support for querying hw info that UMDs need
by John.C.Harrison＠Intel.com 04 Nov '21

04 Nov '21

From: John Harrison <John.C.Harrison(a)Intel.com> Various UMDs require hardware configuration information about the current platform. A bunch of static information is available in a fixed table that can be retrieved from the GuC. v2: Add a kerneldoc comment. Test-with: 20210915215558.2473428-2-John.C.Harrison(a)Intel.com UMD: https://github.com/intel/compute-runtime/pull/432/files UMD: https://github.com/intel/media-driver/pull/1239/files CC: Katarzyna Cencelewska <katarzyna.cencelewska(a)intel.com> CC: Tony Ye <tony.ye(a)intel.com> CC: Jason Ekstrand <jason.ekstrand(a)intel.com> Signed-off-by: John Harrison <John.C.Harrison(a)Intel.com> Reviewed-by: Matthew Brost <matthew.brost(a)intel.com> John Harrison (1): drm/i915/guc: Add fetch of hwconfig table Rodrigo Vivi (1): drm/i915/uapi: Add query for hwconfig table drivers/gpu/drm/i915/Makefile | 1 + .../gpu/drm/i915/gt/uc/abi/guc_actions_abi.h | 1 + .../gpu/drm/i915/gt/uc/abi/guc_errors_abi.h | 4 + drivers/gpu/drm/i915/gt/uc/intel_guc.c | 3 +- drivers/gpu/drm/i915/gt/uc/intel_guc.h | 3 + .../gpu/drm/i915/gt/uc/intel_guc_hwconfig.c | 156 ++++++++++++++++++ .../gpu/drm/i915/gt/uc/intel_guc_hwconfig.h | 19 +++ drivers/gpu/drm/i915/gt/uc/intel_uc.c | 6 + drivers/gpu/drm/i915/i915_query.c | 23 +++ include/uapi/drm/i915_drm.h | 1 + 10 files changed, 216 insertions(+), 1 deletion(-) create mode 100644 drivers/gpu/drm/i915/gt/uc/intel_guc_hwconfig.c create mode 100644 drivers/gpu/drm/i915/gt/uc/intel_guc_hwconfig.h -- 2.25.1

3 7

[PATCH] dma-buf/poll: Get a file reference for outstanding fence callbacks
by Michel Dänzer 04 Nov '21

04 Nov '21

From: Michel Dänzer <mdaenzer(a)redhat.com> This makes sure we don't hit the BUG_ON(dmabuf->cb_in.active || dmabuf->cb_out.active); in dma_buf_release, which could be triggered by user space closing the dma-buf file description while there are outstanding fence callbacks from dma_buf_poll. Cc: stable(a)vger.kernel.org Signed-off-by: Michel Dänzer <mdaenzer(a)redhat.com> --- drivers/dma-buf/dma-buf.c | 18 ++++++++++++------ 1 file changed, 12 insertions(+), 6 deletions(-) diff --git a/drivers/dma-buf/dma-buf.c b/drivers/dma-buf/dma-buf.c index 6c520c9bd93c..ec25498a971f 100644 --- a/drivers/dma-buf/dma-buf.c +++ b/drivers/dma-buf/dma-buf.c @@ -65,12 +65,9 @@ static void dma_buf_release(struct dentry *dentry) BUG_ON(dmabuf->vmapping_counter); /* - * Any fences that a dma-buf poll can wait on should be signaled - * before releasing dma-buf. This is the responsibility of each - * driver that uses the reservation objects. - * - * If you hit this BUG() it means someone dropped their ref to the - * dma-buf while still having pending operation to the buffer. + * If you hit this BUG() it could mean: + * * There's a file reference imbalance in dma_buf_poll / dma_buf_poll_cb or somewhere else + * * dmabuf->cb_in/out.active are non-0 despite no pending fence callback */ BUG_ON(dmabuf->cb_in.active || dmabuf->cb_out.active); @@ -196,6 +193,7 @@ static loff_t dma_buf_llseek(struct file *file, loff_t offset, int whence) static void dma_buf_poll_cb(struct dma_fence *fence, struct dma_fence_cb *cb) { struct dma_buf_poll_cb_t *dcb = (struct dma_buf_poll_cb_t *)cb; + struct dma_buf *dmabuf = container_of(dcb->poll, struct dma_buf, poll); unsigned long flags; spin_lock_irqsave(&dcb->poll->lock, flags); @@ -203,6 +201,8 @@ static void dma_buf_poll_cb(struct dma_fence *fence, struct dma_fence_cb *cb) dcb->active = 0; spin_unlock_irqrestore(&dcb->poll->lock, flags); dma_fence_put(fence); + /* Paired with get_file in dma_buf_poll */ + fput(dmabuf->file); } static bool dma_buf_poll_shared(struct dma_resv *resv, @@ -278,6 +278,9 @@ static __poll_t dma_buf_poll(struct file *file, poll_table *poll) spin_unlock_irq(&dmabuf->poll.lock); if (events & EPOLLOUT) { + /* Paired with fput in dma_buf_poll_cb */ + get_file(dmabuf->file); + if (!dma_buf_poll_shared(resv, dcb) && !dma_buf_poll_excl(resv, dcb)) /* No callback queued, wake up any other waiters */ @@ -299,6 +302,9 @@ static __poll_t dma_buf_poll(struct file *file, poll_table *poll) spin_unlock_irq(&dmabuf->poll.lock); if (events & EPOLLIN) { + /* Paired with fput in dma_buf_poll_cb */ + get_file(dmabuf->file); + if (!dma_buf_poll_excl(resv, dcb)) /* No callback queued, wake up any other waiters */ dma_buf_poll_cb(NULL, &dcb->cb); -- 2.32.0

4 7

[Bug 214029] New: [NAVI] Several memory leaks in amdgpu and ttm
by bugzilla-daemon＠bugzilla.kernel.org 04 Nov '21

04 Nov '21

https://bugzilla.kernel.org/show_bug.cgi?id=214029 Bug ID: 214029 Summary: [NAVI] Several memory leaks in amdgpu and ttm Product: Drivers Version: 2.5 Kernel Version: 5.14-rc5 Hardware: All OS: Linux Tree: Mainline Status: NEW Severity: normal Priority: P1 Component: Video(DRI - non Intel) Assignee: drivers_video-dri(a)kernel-bugs.osdl.org Reporter: erhard_f(a)mailbox.org CC: daniel(a)ffwll.ch Regression: No Created attachment 298265 --> https://bugzilla.kernel.org/attachment.cgi?id=298265&action=edit kernel dmesg (kernel 5.14-rc5, AMD FX-8370) Getting this on kernel 5.14-rc5 with my Radeon RX 5500. unreferenced object 0xffff888169af1b40 (size 216): comm "lightdm-gtk-gre", pid 662, jiffies 4294902381 (age 13444.937s) hex dump (first 32 bytes): d0 1b af 69 81 88 ff ff 60 cb b9 c0 ff ff ff ff ...i....`....... 80 73 48 e1 13 00 00 00 58 7d c1 0b 00 c9 ff ff .sH.....X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff888263377700 (size 72): comm "sdma0", pid 345, jiffies 4294902381 (age 13444.937s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ f2 a0 4c e1 13 00 00 00 58 28 9b c9 81 88 ff ff ..L.....X(...... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 unreferenced object 0xffff88811314b9c0 (size 216): comm "mate-session-ch", pid 768, jiffies 4294905408 (age 13434.854s) hex dump (first 32 bytes): 50 ba 14 13 81 88 ff ff 60 cb b9 c0 ff ff ff ff P.......`....... dc 7a c1 3a 16 00 00 00 58 7d c1 0b 00 c9 ff ff .z.:....X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff888167ffc340 (size 72): comm "sdma0", pid 345, jiffies 4294905408 (age 13434.854s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ ac b5 c5 3a 16 00 00 00 58 e4 a7 01 81 88 ff ff ...:....X....... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 unreferenced object 0xffff888113b6d240 (size 216): comm "mate-screensave", pid 57770, jiffies 4295052030 (age 12946.214s) hex dump (first 32 bytes): d0 d2 b6 13 81 88 ff ff 60 cb b9 c0 ff ff ff ff ........`....... a2 85 ff 05 88 00 00 00 58 7d c1 0b 00 c9 ff ff ........X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff8881c85d6e80 (size 72): comm "sdma0", pid 345, jiffies 4295052030 (age 12946.217s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ 0c a0 03 06 88 00 00 00 58 34 14 75 82 88 ff ff ........X4.u.... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 unreferenced object 0xffff888119b78940 (size 216): comm "mate-screensave", pid 98610, jiffies 4295149755 (age 12620.510s) hex dump (first 32 bytes): d0 89 b7 19 81 88 ff ff 60 cb b9 c0 ff ff ff ff ........`....... 08 db 28 de d3 00 00 00 58 7d c1 0b 00 c9 ff ff ..(.....X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff8882589af700 (size 72): comm "sdma0", pid 345, jiffies 4295149755 (age 12620.514s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ 17 3c 2d de d3 00 00 00 58 b4 df 67 81 88 ff ff .<-.....X..g.... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 unreferenced object 0xffff8881274ccac0 (size 216): comm "mate-screensave", pid 98731, jiffies 4295150087 (age 12619.460s) hex dump (first 32 bytes): 50 cb 4c 27 81 88 ff ff 60 cb b9 c0 ff ff ff ff P.L'....`....... 7e bc 18 20 d4 00 00 00 58 7d c1 0b 00 c9 ff ff ~.. ....X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff888255796940 (size 72): comm "sdma0", pid 345, jiffies 4295150087 (age 12619.464s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ 0f be 1c 20 d4 00 00 00 58 70 a1 be 81 88 ff ff ... ....Xp...... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 unreferenced object 0xffff88823ef75540 (size 216): comm "glxinfo", pid 173188, jiffies 4298442862 (age 1643.630s) hex dump (first 32 bytes): d0 55 f7 3e 82 88 ff ff 60 cb b9 c0 ff ff ff ff .U.>....`....... d7 bb 9c a7 cf 0a 00 00 58 7d c1 0b 00 c9 ff ff ........X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff88826dfee1c0 (size 72): comm "sdma0", pid 345, jiffies 4298442862 (age 1643.630s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ 91 e3 a0 a7 cf 0a 00 00 58 04 01 14 81 88 ff ff ........X....... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 unreferenced object 0xffff88823ef756c0 (size 216): comm "glxinfo:sh0", pid 173194, jiffies 4298442879 (age 1643.620s) hex dump (first 32 bytes): 50 57 f7 3e 82 88 ff ff 60 cb b9 c0 ff ff ff ff PW.>....`....... 3a 18 f8 aa cf 0a 00 00 58 7d c1 0b 00 c9 ff ff :.......X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff8882a950cb80 (size 72): comm "sdma0", pid 345, jiffies 4298442879 (age 1643.620s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ 27 7b fc aa cf 0a 00 00 58 cc ec 19 81 88 ff ff '{......X....... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 unreferenced object 0xffff888227171840 (size 216): comm "glxinfo", pid 173188, jiffies 4298442879 (age 1643.620s) hex dump (first 32 bytes): d0 18 17 27 82 88 ff ff 60 cb b9 c0 ff ff ff ff ...'....`....... f0 c7 0c ab cf 0a 00 00 58 7d c1 0b 00 c9 ff ff ........X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff8882a950cac0 (size 72): comm "sdma0", pid 345, jiffies 4298442879 (age 1643.620s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ f1 fe 10 ab cf 0a 00 00 58 9c ec 19 81 88 ff ff ........X....... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 unreferenced object 0xffff88816aaca940 (size 216): comm "glxinfo", pid 173247, jiffies 4298445099 (age 1636.294s) hex dump (first 32 bytes): d0 a9 ac 6a 81 88 ff ff 60 cb b9 c0 ff ff ff ff ...j....`....... 4d 52 2f 64 d1 0a 00 00 58 7d c1 0b 00 c9 ff ff MR/d....X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff88825fe8d700 (size 72): comm "sdma0", pid 345, jiffies 4298445099 (age 1636.294s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ 63 72 33 64 d1 0a 00 00 58 64 7b 47 81 88 ff ff cr3d....Xd{G.... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 unreferenced object 0xffff8881433c2940 (size 216): comm "glxinfo:sh0", pid 173253, jiffies 4298445116 (age 1636.240s) hex dump (first 32 bytes): d0 29 3c 43 81 88 ff ff 60 cb b9 c0 ff ff ff ff .)<C....`....... 1b 8a 79 67 d1 0a 00 00 58 7d c1 0b 00 c9 ff ff ..yg....X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff88825fe8d580 (size 72): comm "sdma0", pid 345, jiffies 4298445116 (age 1636.240s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ 99 20 7e 67 d1 0a 00 00 58 a8 28 8b 82 88 ff ff . ~g....X.(..... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 unreferenced object 0xffff8881433c24c0 (size 216): comm "glxinfo", pid 173247, jiffies 4298445116 (age 1636.314s) hex dump (first 32 bytes): 50 25 3c 43 81 88 ff ff 60 cb b9 c0 ff ff ff ff P%<C....`....... 57 37 94 67 d1 0a 00 00 58 7d c1 0b 00 c9 ff ff W7.g....X}...... backtrace: [<ffffffffc0b9914f>] drm_sched_fence_create+0x1f/0x1d0 [gpu_sched] [<ffffffffc0b944de>] drm_sched_job_init+0x10e/0x240 [gpu_sched] [<ffffffffc138dd37>] amdgpu_job_submit+0x27/0x2d0 [amdgpu] [<ffffffffc0f7ae6e>] amdgpu_copy_buffer+0x49e/0x700 [amdgpu] [<ffffffffc0f7b6ca>] amdgpu_ttm_copy_mem_to_mem+0x5fa/0xf00 [amdgpu] [<ffffffffc0f7ce06>] amdgpu_bo_move+0x356/0x2180 [amdgpu] [<ffffffffc0a79897>] ttm_bo_handle_move_mem+0x1c7/0x620 [ttm] [<ffffffffc0a7d297>] ttm_bo_validate+0x2c7/0x450 [ttm] [<ffffffffc0f83444>] amdgpu_bo_fault_reserve_notify+0x2a4/0x640 [amdgpu] [<ffffffffc0f93313>] amdgpu_gem_fault+0x123/0x2d0 [amdgpu] [<ffffffffab55c3b3>] __do_fault+0xf3/0x3e0 [<ffffffffab56e5ab>] __handle_mm_fault+0x1bcb/0x2ac0 [<ffffffffab56f5ca>] handle_mm_fault+0x12a/0x490 [<ffffffffab0908b9>] do_user_addr_fault+0x259/0xb70 [<ffffffffac7b6935>] exc_page_fault+0x55/0xb0 [<ffffffffac800acb>] asm_exc_page_fault+0x1b/0x20 unreferenced object 0xffff8881dbf6b340 (size 72): comm "sdma0", pid 345, jiffies 4298445116 (age 1636.314s) hex dump (first 32 bytes): f0 f3 5c 69 81 88 ff ff 80 8a cf c1 ff ff ff ff ..\i............ f9 60 98 67 d1 0a 00 00 58 b4 28 8b 82 88 ff ff .`.g....X.(..... backtrace: [<ffffffffc0f70521>] amdgpu_fence_emit+0x91/0x790 [amdgpu] [<ffffffffc0fdd4bb>] amdgpu_ib_schedule+0x8cb/0x12f0 [amdgpu] [<ffffffffc138d09e>] amdgpu_job_run+0x35e/0x790 [amdgpu] [<ffffffffc0b9792e>] drm_sched_main+0x64e/0xc60 [gpu_sched] [<ffffffffab12fda2>] kthread+0x342/0x410 [<ffffffffab0030d2>] ret_from_fork+0x22/0x30 $ inxi -bZ System: Kernel: 5.14.0-rc5-bdver2 x86_64 bits: 64 Desktop: MATE 1.24.1 Distro: Gentoo Base System release 2.7 Machine: Type: Desktop System: Gigabyte product: N/A v: N/A serial: <superuser/root required> Mobo: Gigabyte model: 970-GAMING v: x.x serial: <superuser/root required> UEFI: American Megatrends v: F2 date: 04/06/2016 CPU: Info: 8-Core AMD FX-8370 [MCP] speed: 1727 MHz min/max: 1400/4000 MHz Graphics: Device-1: Advanced Micro Devices [AMD/ATI] Navi 14 [Radeon RX 5500/5500M / Pro 5500M] driver: amdgpu v: kernel Display: x11 server: X.Org 1.20.11 driver: amdgpu,ati unloaded: fbdev,modesetting,radeon resolution: 1920x1080~60Hz OpenGL: renderer: Radeon RX 5500 XT (NAVI14 DRM 3.42.0 5.14.0-rc5-bdver2 LLVM 12.0.1) v: 4.6 Mesa 21.1.4 Network: Device-1: Qualcomm Atheros Killer E2400 Gigabit Ethernet driver: alx $ lspci 00:00.0 Host bridge: Advanced Micro Devices, Inc. [AMD/ATI] RD9x0/RX980 Host Bridge (rev 02) 00:00.2 IOMMU: Advanced Micro Devices, Inc. [AMD/ATI] RD890S/RD990 I/O Memory Management Unit (IOMMU) 00:02.0 PCI bridge: Advanced Micro Devices, Inc. [AMD/ATI] RD890/RD9x0/RX980 PCI to PCI bridge (PCI Express GFX port 0) 00:04.0 PCI bridge: Advanced Micro Devices, Inc. [AMD/ATI] RD890/RD9x0/RX980 PCI to PCI bridge (PCI Express GPP Port 0) 00:06.0 PCI bridge: Advanced Micro Devices, Inc. [AMD/ATI] RD890/RD9x0/RX980 PCI to PCI bridge (PCI Express GPP Port 2) 00:09.0 PCI bridge: Advanced Micro Devices, Inc. [AMD/ATI] RD890/RD9x0/RX980 PCI to PCI bridge (PCI Express GPP Port 4) 00:11.0 SATA controller: Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 SATA Controller [AHCI mode] (rev 40) 00:12.0 USB controller: Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB OHCI0 Controller 00:12.2 USB controller: Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB EHCI Controller 00:13.0 USB controller: Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB OHCI0 Controller 00:13.2 USB controller: Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB EHCI Controller 00:14.0 SMBus: Advanced Micro Devices, Inc. [AMD/ATI] SBx00 SMBus Controller (rev 42) 00:14.2 Audio device: Advanced Micro Devices, Inc. [AMD/ATI] SBx00 Azalia (Intel HDA) (rev 40) 00:14.3 ISA bridge: Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 LPC host controller (rev 40) 00:14.4 PCI bridge: Advanced Micro Devices, Inc. [AMD/ATI] SBx00 PCI to PCI Bridge (rev 40) 00:14.5 USB controller: Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB OHCI2 Controller 00:15.0 PCI bridge: Advanced Micro Devices, Inc. [AMD/ATI] SB700/SB800/SB900 PCI to PCI bridge (PCIE port 0) 00:16.0 USB controller: Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB OHCI0 Controller 00:16.2 USB controller: Advanced Micro Devices, Inc. [AMD/ATI] SB7x0/SB8x0/SB9x0 USB EHCI Controller 00:18.0 Host bridge: Advanced Micro Devices, Inc. [AMD] Family 15h Processor Function 0 00:18.1 Host bridge: Advanced Micro Devices, Inc. [AMD] Family 15h Processor Function 1 00:18.2 Host bridge: Advanced Micro Devices, Inc. [AMD] Family 15h Processor Function 2 00:18.3 Host bridge: Advanced Micro Devices, Inc. [AMD] Family 15h Processor Function 3 00:18.4 Host bridge: Advanced Micro Devices, Inc. [AMD] Family 15h Processor Function 4 00:18.5 Host bridge: Advanced Micro Devices, Inc. [AMD] Family 15h Processor Function 5 01:00.0 PCI bridge: Advanced Micro Devices, Inc. [AMD/ATI] Navi 10 XL Upstream Port of PCI Express Switch (rev c5) 02:00.0 PCI bridge: Advanced Micro Devices, Inc. [AMD/ATI] Navi 10 XL Downstream Port of PCI Express Switch 03:00.0 VGA compatible controller: Advanced Micro Devices, Inc. [AMD/ATI] Navi 14 [Radeon RX 5500/5500M / Pro 5500M] (rev c5) 03:00.1 Audio device: Advanced Micro Devices, Inc. [AMD/ATI] Navi 10 HDMI Audio 04:00.0 USB controller: Renesas Technology Corp. uPD720201 USB 3.0 Host Controller (rev 03) 05:00.0 Non-Volatile memory controller: Shenzhen Longsys Electronics Co., Ltd. Device 2263 (rev 03) 06:00.0 USB controller: ASMedia Technology Inc. ASM1143 USB 3.1 Host Controller 08:00.0 Ethernet controller: Qualcomm Atheros Killer E2400 Gigabit Ethernet Controller (rev 10) # lspci -vv -s 03:00.0 03:00.0 VGA compatible controller: Advanced Micro Devices, Inc. [AMD/ATI] Navi 14 [Radeon RX 5500/5500M / Pro 5500M] (rev c5) (prog-if 00 [VGA controller]) Subsystem: ASRock Incorporation Navi 14 [Radeon RX 5500/5500M / Pro 5500M] Control: I/O+ Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR- FastB2B- DisINTx+ Status: Cap+ 66MHz- UDF- FastB2B- ParErr- DEVSEL=fast >TAbort- <TAbort- <MAbort- >SERR- <PERR- INTx- Latency: 0, Cache Line Size: 64 bytes Interrupt: pin A routed to IRQ 65 IOMMU group: 17 Region 0: Memory at c0000000 (64-bit, prefetchable) [size=256M] Region 2: Memory at d0000000 (64-bit, prefetchable) [size=2M] Region 4: I/O ports at e000 [size=256] Region 5: Memory at fe500000 (32-bit, non-prefetchable) [size=512K] Expansion ROM at 000c0000 [disabled] [size=128K] Capabilities: [48] Vendor Specific Information: Len=08 <?> Capabilities: [50] Power Management version 3 Flags: PMEClk- DSI- D1- D2- AuxCurrent=0mA PME(D0-,D1+,D2+,D3hot+,D3cold+) Status: D0 NoSoftRst+ PME-Enable- DSel=0 DScale=0 PME- Capabilities: [64] Express (v2) Legacy Endpoint, MSI 00 DevCap: MaxPayload 256 bytes, PhantFunc 0, Latency L0s <4us, L1 unlimited ExtTag+ AttnBtn- AttnInd- PwrInd- RBE+ FLReset- DevCtl: CorrErr- NonFatalErr- FatalErr- UnsupReq- RlxdOrd- ExtTag+ PhantFunc- AuxPwr- NoSnoop+ MaxPayload 128 bytes, MaxReadReq 512 bytes DevSta: CorrErr+ NonFatalErr- FatalErr- UnsupReq+ AuxPwr- TransPend- LnkCap: Port #0, Speed 16GT/s, Width x16, ASPM L0s L1, Exit Latency L0s <64ns, L1 <1us ClockPM- Surprise- LLActRep- BwNot- ASPMOptComp+ LnkCtl: ASPM Disabled; RCB 64 bytes, Disabled- CommClk+ ExtSynch- ClockPM- AutWidDis- BWInt- AutBWInt- LnkSta: Speed 16GT/s (ok), Width x16 (ok) TrErr- Train- SlotClk+ DLActive- BWMgmt- ABWMgmt- DevCap2: Completion Timeout: Range ABCD, TimeoutDis+ NROPrPrP- LTR+ 10BitTagComp+ 10BitTagReq+ OBFF Not Supported, ExtFmt+ EETLPPrefix+, MaxEETLPPrefixes 1 EmergencyPowerReduction Not Supported, EmergencyPowerReductionInit- FRS- AtomicOpsCap: 32bit+ 64bit+ 128bitCAS- DevCtl2: Completion Timeout: 50us to 50ms, TimeoutDis- LTR- OBFF Disabled, AtomicOpsCtl: ReqEn- LnkCap2: Supported Link Speeds: 2.5-16GT/s, Crosslink- Retimer+ 2Retimers+ DRS- LnkCtl2: Target Link Speed: 16GT/s, EnterCompliance- SpeedDis- Transmit Margin: Normal Operating Range, EnterModifiedCompliance- ComplianceSOS- Compliance De-emphasis: -6dB LnkSta2: Current De-emphasis Level: -3.5dB, EqualizationComplete+ EqualizationPhase1+ EqualizationPhase2+ EqualizationPhase3+ LinkEqualizationRequest- Retimer- 2Retimers- CrosslinkRes: unsupported Capabilities: [a0] MSI: Enable+ Count=1/1 Maskable- 64bit+ Address: 00000000fee01004 Data: 0025 Capabilities: [100 v1] Vendor Specific Information: ID=0001 Rev=1 Len=010 <?> Capabilities: [150 v2] Advanced Error Reporting UESta: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- UEMsk: DLP- SDES- TLP- FCP- CmpltTO- CmpltAbrt- UnxCmplt- RxOF- MalfTLP- ECRC- UnsupReq- ACSViol- UESvrt: DLP+ SDES+ TLP- FCP+ CmpltTO- CmpltAbrt- UnxCmplt- RxOF+ MalfTLP+ ECRC- UnsupReq- ACSViol- CESta: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+ CEMsk: RxErr- BadTLP- BadDLLP- Rollover- Timeout- AdvNonFatalErr+ AERCap: First Error Pointer: 00, ECRCGenCap+ ECRCGenEn- ECRCChkCap+ ECRCChkEn- MultHdrRecCap- MultHdrRecEn- TLPPfxPres- HdrLogCap- HeaderLog: 00000000 00000000 00000000 00000000 Capabilities: [200 v1] Physical Resizable BAR BAR 0: current size: 256MB, supported: 256MB 512MB 1GB 2GB 4GB 8GB BAR 2: current size: 2MB, supported: 2MB 4MB 8MB 16MB 32MB 64MB 128MB 256MB Capabilities: [240 v1] Power Budgeting <?> Capabilities: [270 v1] Secondary PCI Express LnkCtl3: LnkEquIntrruptEn- PerformEqu- LaneErrStat: 0 Capabilities: [2a0 v1] Access Control Services ACSCap: SrcValid- TransBlk- ReqRedir- CmpltRedir- UpstreamFwd- EgressCtrl- DirectTrans- ACSCtl: SrcValid- TransBlk- ReqRedir- CmpltRedir- UpstreamFwd- EgressCtrl- DirectTrans- Capabilities: [2b0 v1] Address Translation Service (ATS) ATSCap: Invalidate Queue Depth: 00 ATSCtl: Enable-, Smallest Translation Unit: 00 Capabilities: [2c0 v1] Page Request Interface (PRI) PRICtl: Enable- Reset- PRISta: RF- UPRGI- Stopped+ Page Request Capacity: 00000100, Page Request Allocation: 00000000 Capabilities: [2d0 v1] Process Address Space ID (PASID) PASIDCap: Exec+ Priv+, Max PASID Width: 10 PASIDCtl: Enable- Exec- Priv- Capabilities: [320 v1] Latency Tolerance Reporting Max snoop latency: 0ns Max no snoop latency: 0ns Capabilities: [400 v1] Data Link Feature <?> Capabilities: [410 v1] Physical Layer 16.0 GT/s <?> Capabilities: [440 v1] Lane Margining at the Receiver <?> Kernel driver in use: amdgpu Kernel modules: amdgpu -- You may reply to this email to add a comment. You are receiving this mail because: You are watching the assignee of the bug.

1 29

[PATCH v9 00/10] use DYNAMIC_DEBUG to implement DRM.debug & DRM.trace
by Jim Cromie 04 Nov '21

04 Nov '21

This patchset has 3 separate but related parts: 1. DEFINE_DYNAMIC_DEBUG_CATEGORIES [patch 1/10] Declares DRM.debug style bitmap, bits control pr_debugs by matching formats Adds callback to translate bits to $cmd > dynamic_debug/control This could obsolete EXPORT(dynamic_debug_exec_queries) not included. anticipated_usage: DEFINE_DYNAMIC_DEBUG_CATEGORIES(debug, __drm_debug, " bits control drm.debug categories ", [0] = { DRM_DBG_CAT_CORE }, [1] = { DRM_DBG_CAT_DRIVER }, [2] = { DRM_DBG_CAT_KMS }, [3] = { DRM_DBG_CAT_PRIME }, ...); 2. use (1) to reimplement drm.debug [patches 3-7]:: 1st in amdgpu & i915 to control existing pr_debugs by their formats then in drm-print, for all drm.debug API users avoids drm_debug_enabled(), gives NOOP savings & new flexibility. changes drm.debug categories from enum to format-prefix-string alters log format to include the format-prefix-string Daniel Vetter liked this at -v3 https://lore.kernel.org/lkml/YPbPvm%2FxcBlTK1wq@phenom.ffwll.local/ Im sure Ive missed stuff. 3. separately, Sean Paul proposed drm.trace to mirror drm.debug to tracefs https://patchwork.freedesktop.org/series/78133/ :: He argues:: tracefs is fast/lightweight compared to syslog independent selection means tailored traffic for both ISTM he's correct. So it follows that its also good for dyndbg, where its then available for all pr_debug users (if CONFIG_TRACING). So basically, I borg'd his:: [patch 14/14] drm/print: Add tracefs support to the drm logging helpers Then I added a T flag, so anyone can enable it:: # turn on all drm's pr_debug --> tracefs echo module drm +T > /proc/dynamic_debug/control It appears to just work: (RFC) The instance name is purposely crappy, to force a revisit later, maybe "pr_debugs" (plural). Per-module subdirs kinda fits the tracefs pattern, but ./dyndbg-tracefs/$module/$file/$function/$line seems a little like overkill. RFC. [root@gandalf dyndbg-tracefs]# pwd /sys/kernel/tracing/instances/dyndbg-tracefs [root@gandalf dyndbg-tracefs]# echo 1 > /sys/module/drm/parameters/trace [root@gandalf dyndbg-tracefs]# head -n16 trace | sed -e 's/^#//' tracer: nop entries-in-buffer/entries-written: 405/405 #P:24 _-----=> irqs-off / _----=> need-resched | / _---=> hardirq/softirq || / _--=> preempt-depth ||| / _-=> migrate-disable |||| / delay TASK-PID CPU# ||||| TIMESTAMP FUNCTION | | | ||||| | | <...>-2254 [000] ..... 7040.894352: __dynamic_pr_debug: drm:core: comm="gnome-shel:cs0" pid=2254, dev=0xe200, auth=1, AMDGPU_CS <...>-2207 [015] ..... 7040.894654: __dynamic_pr_debug: drm:core: comm="gnome-shell" pid=2207, dev=0xe200, auth=1, DRM_IOCTL_MODE_ADDFB2 <...>-2207 [015] ..... 7040.995403: __dynamic_pr_debug: drm:core: comm="gnome-shell" pid=2207, dev=0xe200, auth=1, DRM_IOCTL_MODE_RMFB <...>-2207 [015] ..... 7040.995413: __dynamic_pr_debug: drm:core: OBJ ID: 121 (2) This is the pr-debug doing most of that logging: (from dynamic_debug/control) drivers/gpu/drm/drm_ioctl.c:866 [drm]drm_ioctl =T "drm:core: comm=\042%s\042 pid=%d, dev=0x%lx, auth=%d, %s\012" Turning on decoration flags changes the trace: echo module drm format drm:core: +mflt > /proc/dynamic_debug/control TASK-PID CPU# ||||| TIMESTAMP FUNCTION | | | ||||| | | <...>-2254 [003] ..... 15980.936660: __dynamic_pr_debug: [2254] drm:drm_ioctl:866: drm:core: comm="gnome-shel:cs0" pid=2254, dev=0xe200, auth=1, AMDGPU_CS <...>-2207 [015] ..... 15980.936966: __dynamic_pr_debug: [2207] drm:drm_ioctl:866: drm:core: comm="gnome-shell" pid=2207, dev=0xe200, auth=1, DRM_IOCTL_MODE_ADDFB2 <...>-2207 [015] ..... 15981.037727: __dynamic_pr_debug: [2207] drm:drm_ioctl:866: drm:core: comm="gnome-shell" pid=2207, dev=0xe200, auth=1, DRM_IOCTL_MODE_RMFB <...>-2207 [015] ..... 15981.037739: __dynamic_pr_debug: [2207] drm:drm_mode_object_put:195: drm:core: OBJ ID: 124 (2) <...>-2207 [015] ..... 15981.037742: __dynamic_pr_debug: [2207] drm:drm_mode_object_put:195: drm:core: OBJ ID: 124 (1) The FUNCTION could stand tweaking (to match the callsite in the control file, cited above), or perhaps replaced by the 'mfl' decorations; the 't' flag is redundant for trace. Meh. SELFTEST A previous version of this patchset added test_dynamic_debug.ko, but it relied upon code I ripped out when I made tracefs available by default (without modules registering 1st). So it fails 10/29 tests, which counted +T sites executed, via side effect. TODO: userspace selftest # to set expected tracing activity echo module test_dynamic_debug function do_debugging +T > control # run do_debugging function (todo: add sysfs knob) echo 2 > /sys/module/test-dynamic-debug/parameters/do_debugging If thats wrapped in the right trace_on, trace_pipe, etc incantations, the +T enabled pr_debugs in do_debugging() can be counted, compared against expectations, and passed or failed. v8 is here: https://patchwork.freedesktop.org/series/93914/ https://lore.kernel.org/lkml/20210915163957.2949166-1-jim.cromie@gmail.com/ The major change since v8 is that +T now works for all users, if CONFIG_TRACING=y, otherwise it complains/errors. Jim Cromie (10): dyndbg: add DEFINE_DYNAMIC_DEBUG_CATEGORIES macro and callbacks drm: fix doc grammar amdgpu: use dyndbg.CATEGORIES to control existing pr_dbgs i915/gvt: trim spaces from pr_debug "gvt: core:" prefixes i915/gvt: use dyndbg.CATEGORIES for existing pr_debugs drm_print: add choice to use dynamic debug in drm-debug drm_print: instrument drm_debug_enabled dyndbg: add print-to-tracefs, selftest with it - RFC dyndbg: create DEFINE_DYNAMIC_DEBUG_TRACE_CATEGORIES drm: use DEFINE_DYNAMIC_DEBUG_TRACE_CATEGORIES bitmap to tracefs .../admin-guide/dynamic-debug-howto.rst | 7 +- MAINTAINERS | 1 + drivers/gpu/drm/Kconfig | 26 ++ drivers/gpu/drm/Makefile | 3 + drivers/gpu/drm/amd/amdgpu/Makefile | 2 + .../gpu/drm/amd/display/dc/core/dc_debug.c | 44 +++- drivers/gpu/drm/drm_print.c | 72 ++++-- drivers/gpu/drm/i915/Makefile | 2 + drivers/gpu/drm/i915/gvt/debug.h | 18 +- drivers/gpu/drm/i915/intel_gvt.c | 34 +++ include/drm/drm_drv.h | 2 +- include/drm/drm_print.h | 184 ++++++++++++--- include/linux/dynamic_debug.h | 72 +++++- lib/Kconfig.debug | 11 + lib/Makefile | 1 + lib/dynamic_debug.c | 203 ++++++++++++++-- lib/test_dynamic_debug.c | 222 ++++++++++++++++++ 17 files changed, 815 insertions(+), 89 deletions(-) create mode 100644 lib/test_dynamic_debug.c -- 2.31.1

3 12

[PATCH v11 0/4] Add MIPI rx DPI support
by Xin Ji 04 Nov '21

04 Nov '21

Hi all, this patch series implement MIPI rx DPI feature. Please help to review. This is the v11 version, rebase all patches on the latest code. Any mistakes, please let me know, I'll fix it in the next series. Change history: v11: Fix Rob Herring comment - Move swing register description in property. - Remove additional property. v10: Fix Rob Herring and Laurent Pinchart comments - Add more description about lane swing configuration in commit message. v9: Fix Neil Amstrong comment - use macro define 'V4L2_FWNODE_BUS_TYPE_PARALLEL' instead of fixing value. v8: Fix Laurent Pinchart comment - Expand the commit message. v7: - Rebase DT on the latest branch 'drm-misc-next'. - Remove HDCP patch. v6: Fix kernel robot compile warning v5: Fix Rob Herring, Hsin-Yi, Robert Foss comments - Rebase code on the branch 'drm-misc-next', refer video-interfaces.yaml - Seprate HDCP function to a new patch - Fix driver not correctly get 'bus-type' 'data-lanes' - Add audio HDMI codec function support v4: Fix Rob Herring comment - Rebase code on the branch 'drm-misc-next' - Change 'analogix,hdcp-support' type to boolean v3: Fix Rob Herring, Dan Carpenter, Nicolas comment - Split the patch, fix not correct return data - Fix several coding format - Split DP tx swing register setting to two property - Add HDCP support vender flag - remove 'analogix,swing-setting' and 'analogix,mipi-dpi-in' property v2: Fix Rob Herring comment - Fix yamllint warnings/errors in analogix,anx7625.yaml - Fix kernel robot compile warning v1: initial MIPI rx DPI feature support Xin Ji (4): dt-bindings:drm/bridge:anx7625:add vendor define drm/bridge: anx7625: fix not correct return value drm/bridge: anx7625: add MIPI DPI input feature drm/bridge: anx7625: add HDMI audio function .../display/bridge/analogix,anx7625.yaml | 65 ++- drivers/gpu/drm/bridge/analogix/anx7625.c | 458 ++++++++++++++++-- drivers/gpu/drm/bridge/analogix/anx7625.h | 23 +- 3 files changed, 491 insertions(+), 55 deletions(-) -- 2.25.1

4 14

[PATCH v2] drm/bridge: analogix_dp: Make PSR-exit block less
by Brian Norris 03 Nov '21

03 Nov '21

Prior to commit 6c836d965bad ("drm/rockchip: Use the helpers for PSR"), "PSR exit" used non-blocking analogix_dp_send_psr_spd(). The refactor started using the blocking variant, for a variety of reasons -- quoting Sean Paul's potentially-faulty memory: """ - To avoid racing a subsequent PSR entry (if exit takes a long time) - To avoid racing disable/modeset - We're not displaying new content while exiting PSR anyways, so there is minimal utility in allowing frames to be submitted - We're lying to userspace telling them frames are on the screen when we're just dropping them on the floor """ However, I'm finding that this blocking transition is causing upwards of 60+ ms of unneeded latency on PSR-exit, to the point that initial cursor movements when leaving PSR are unbearably jumpy. It turns out that we need to meet in the middle somewhere: Sean is right that we were "lying to userspace" with a non-blocking PSR-exit, but the new blocking behavior is also waiting too long: According to the eDP specification, the sink device must support PSR entry transitions from both state 4 (ACTIVE_RESYNC) and state 0 (INACTIVE). It also states that in ACTIVE_RESYNC, "the Sink device must display the incoming active frames from the Source device with no visible glitches and/or artifacts." Thus, for our purposes, we only need to wait for ACTIVE_RESYNC before moving on; we are ready to display video, and subsequent PSR-entry is safe. Tested on a Samsung Chromebook Plus (i.e., Rockchip RK3399 Gru Kevin), where this saves about 60ms of latency, for PSR-exit that used to take about 80ms. Fixes: 6c836d965bad ("drm/rockchip: Use the helpers for PSR") Cc: <stable(a)vger.kernel.org> Cc: Zain Wang <wzz(a)rock-chips.com> Cc: Tomasz Figa <tfiga(a)chromium.org> Cc: Heiko Stuebner <heiko(a)sntech.de> Cc: Sean Paul <seanpaul(a)chromium.org> Signed-off-by: Brian Norris <briannorris(a)chromium.org> --- CC list is partially constructed from the commit message of the Fixed commit Changes in v2: - retitled subject (previous: "drm/bridge: analogix_dp: Make PSR-disable non-blocking") - instead of completely non-blocking, make this "less"-blocking - more background (thanks Sean!) - more specification details drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c | 14 ++++++++++++-- 1 file changed, 12 insertions(+), 2 deletions(-) diff --git a/drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c b/drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c index cab6c8b92efd..f8e119e84ae2 100644 --- a/drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c +++ b/drivers/gpu/drm/bridge/analogix/analogix_dp_reg.c @@ -998,11 +998,21 @@ int analogix_dp_send_psr_spd(struct analogix_dp_device *dp, if (!blocking) return 0; + /* + * db[1]==0: entering PSR, wait for fully active remote frame buffer. + * db[1]!=0: exiting PSR, wait for either + * (a) ACTIVE_RESYNC - the sink "must display the + * incoming active frames from the Source device with no visible + * glitches and/or artifacts", even though timings may still be + * re-synchronizing; or + * (b) INACTIVE - the transition is fully complete. + */ ret = readx_poll_timeout(analogix_dp_get_psr_status, dp, psr_status, psr_status >= 0 && ((vsc->db[1] && psr_status == DP_PSR_SINK_ACTIVE_RFB) || - (!vsc->db[1] && psr_status == DP_PSR_SINK_INACTIVE)), 1500, - DP_TIMEOUT_PSR_LOOP_MS * 1000); + (!vsc->db[1] && (psr_status == DP_PSR_SINK_ACTIVE_RESYNC || + psr_status == DP_PSR_SINK_INACTIVE))), + 1500, DP_TIMEOUT_PSR_LOOP_MS * 1000); if (ret) { dev_warn(dp->dev, "Failed to apply PSR %d\n", ret); return ret; -- 2.33.1.1089.g2158813163f-goog

2 1

[PATCH v3] backlight: lp855x: Switch to atomic PWM API
by Maíra Canal 03 Nov '21

03 Nov '21

Remove legacy PWM interface (pwm_config, pwm_enable, pwm_disable) and replace it for the atomic PWM API. Signed-off-by: Maíra Canal <maira.canal(a)usp.br> --- V1 -> V2: Initialize variable and simply conditional loop V2 -> V3: Fix assignment of NULL variable --- drivers/video/backlight/lp855x_bl.c | 23 ++++++++++------------- 1 file changed, 10 insertions(+), 13 deletions(-) diff --git a/drivers/video/backlight/lp855x_bl.c b/drivers/video/backlight/lp855x_bl.c index e94932c69f54..627a31d05691 100644 --- a/drivers/video/backlight/lp855x_bl.c +++ b/drivers/video/backlight/lp855x_bl.c @@ -233,9 +233,8 @@ static int lp855x_configure(struct lp855x *lp) static void lp855x_pwm_ctrl(struct lp855x *lp, int br, int max_br) { - unsigned int period = lp->pdata->period_ns; - unsigned int duty = br * period / max_br; - struct pwm_device *pwm; + struct pwm_device *pwm = NULL; + struct pwm_state state; /* request pwm device with the consumer name */ if (!lp->pwm) { @@ -245,18 +244,16 @@ static void lp855x_pwm_ctrl(struct lp855x *lp, int br, int max_br) lp->pwm = pwm; - /* - * FIXME: pwm_apply_args() should be removed when switching to - * the atomic PWM API. - */ - pwm_apply_args(pwm); + pwm_init_state(lp->pwm, &state); + state.period = lp->pdata->period_ns; } - pwm_config(lp->pwm, duty, period); - if (duty) - pwm_enable(lp->pwm); - else - pwm_disable(lp->pwm); + pwm_get_state(lp->pwm, &state); + + state.duty_cycle = br * state.period / max_br; + state.enabled = state.duty_cycle; + + pwm_apply_state(lp->pwm, &state); } static int lp855x_bl_update_status(struct backlight_device *bl) -- 2.31.1

3 4

dri/drm/kms question with regards to minor faults
by Bert Schiettecatte 03 Nov '21

03 Nov '21

Hi All, I have an application I'm working on where I'm using OpenGLES / EGL and dri/drm/kms. The main loop of my application looks like the code below. When running htop, I see that the number of minor faults (memory) are increasing over time at a rate of about 500 per second, due to the code below. Is this normal and something to worry about, and is there a way to get rid of the minor faults? I'm on the rockchip rk3288 platform. The faults do not come from my OpenGLES code. while (true) { struct gbm_bo *next_bo; int waiting_for_flip = 1; // do OpenGLES stuff ... eglSwapBuffers(gl.display, gl.surface); next_bo = gbm_surface_lock_front_buffer(gbm.surface); g_fb = drm_fb_get_from_bo(next_bo); ret = drmModePageFlip(drm.fd, drm.crtc_id, g_fb->fb_id, DRM_MODE_PAGE_FLIP_EVENT, &waiting_for_flip); if (ret) { printf("failed to queue page flip: %s\n", strerror(errno)); return -1; } while (waiting_for_flip) { ret = select(drm.fd + 1, &fds, NULL, NULL, NULL); if (ret < 0) { printf("select err: %s\n", strerror(errno)); return ret; } else if (ret == 0) { printf("select timeout!\n"); return -1; } else if (FD_ISSET(0, &fds)) { printf("user interrupted!\n"); break; } drmHandleEvent(drm.fd, &evctx); } gbm_surface_release_buffer(gbm.surface, g_bo); g_bo = next_bo; } Thanks! Bert

3 3

← Newer
1
...
15
16
17
18
19
20
21
...
83
Older →

Jump to page:

2025

2024

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

2012

2011

2010

dri-devel October 2021