[PATCH v2] drm/panel: boe-tv101wum-nl6: Completely pull GPW to VGL before TP term

Neil Armstrong neil.armstrong at linaro.org
Tue Oct 10 08:40:05 UTC 2023


Hi,

On Sat, 07 Oct 2023 14:49:49 +0800, Ruihai Zhou wrote:
> The sta_himax83102 panel sometimes shows abnormally flickering
> horizontal lines. The front gate output will precharge the X point of
> the next pole circuit before TP(TouchPanel Enable) term starts, and wait
> until the end of the TP term to resume the CLK. For this reason, the X
> point must be maintained during the TP term. In abnormal case, we
> measured a slight leakage at point X. This because during the TP term,
> the GPW does not fully pull the VGL low, causing the TFT to not be
> closed tightly.
> 
> [...]

Thanks, Applied to https://anongit.freedesktop.org/git/drm/drm-misc.git (drm-misc-fixes)

[1/1] drm/panel: boe-tv101wum-nl6: Completely pull GPW to VGL before TP term
      https://cgit.freedesktop.org/drm/drm-misc/commit/?id=258dd5e6e65995ee85a941eed9a06708a36b1bfe

-- 
Neil



More information about the dri-devel mailing list