[PATCH] drm/amdgpu: correct code style
Christian König
deathsimple at vodafone.de
Tue Jul 19 07:15:35 UTC 2016
Am 19.07.2016 um 08:27 schrieb jimqu:
> Change-Id: Ic3ec12cf0f64a6d24c64885b98d8c9d385eaf748
> Signed-off-by: JimQu <Jim.Qu at amd.com>
Reviewed-by: Christian König <christian.koenig at amd.com>
> ---
> drivers/gpu/drm/amd/amdgpu/vce_v3_0.c | 3 +--
> 1 file changed, 1 insertion(+), 2 deletions(-)
>
> diff --git a/drivers/gpu/drm/amd/amdgpu/vce_v3_0.c b/drivers/gpu/drm/amd/amdgpu/vce_v3_0.c
> index d7b8da4..1a88734 100644
> --- a/drivers/gpu/drm/amd/amdgpu/vce_v3_0.c
> +++ b/drivers/gpu/drm/amd/amdgpu/vce_v3_0.c
> @@ -210,11 +210,10 @@ static void vce_v3_0_set_vce_sw_clock_gating(struct amdgpu_device *adev,
> static int vce_v3_0_firmware_loaded(struct amdgpu_device *adev)
> {
> int i, j;
> - uint32_t status = 0;
>
> for (i = 0; i < 10; ++i) {
> for (j = 0; j < 100; ++j) {
> - status = RREG32(mmVCE_STATUS);
> + uint32_t status = RREG32(mmVCE_STATUS);
> if (status & VCE_STATUS_VCPU_REPORT_FW_LOADED_MASK)
> return 0;
> mdelay(10);
More information about the amd-gfx
mailing list