[PATCH 2/2] drm/amdgpu: enable huge page handling in the VM v4

Felix Kuehling felix.kuehling at amd.com
Mon Jul 17 21:30:07 UTC 2017


On 17-07-17 05:02 PM, Christian König wrote:
> +	if (p->adev->asic_type < CHIP_VEGA10 ||
> +	    nptes != AMDGPU_VM_PTE_COUNT(p->adev) ||
> +	    p->func != amdgpu_vm_do_set_ptes ||
> +	    !(flags & AMDGPU_PTE_VALID)) {

Because of this condition, I think this still won't work correctly for
cpu page table updates. p->func will be amdgpu_vm_cpu_set_ptes.

Regards,
  Felix


More information about the amd-gfx mailing list