[PATCH 01/12] drm/amdgpu: Write masked value to control register

André Almeida andrealmeid at igalia.com
Fri Jul 15 01:56:10 UTC 2022


Às 13:44 de 14/07/22, Maíra Canal escreveu:
> On the dce_v6_0 and dce_v8_0 hpd tear down callback, the tmp variable
> should be written into the control register instead of 0.
> 
> Fixes: b00861b9 ("drm/amd/amdgpu: port of DCE v6 to new headers (v3)")
> Fixes: 2285b91c ("drm/amdgpu/dce8: simplify hpd code")
> Signed-off-by: Maíra Canal <mairacanal at riseup.net>

Series is Reviewed-by: André Almeida <andrealmeid at igalia.com>


More information about the amd-gfx mailing list