[PATCH] drm/amd/display: Add logging for DP link traning Test Pattern Seqeunces

Srinivasan Shanmugam srinivasan.shanmugam at amd.com
Fri Apr 7 09:36:38 UTC 2023


Add some more logging for DP link traning test pattern seqeunces
for better debugging.

Cc: Harry Wentland <harry.wentland at amd.com>
Cc: Leo Li <sunpeng.li at amd.com>
Cc: Alex Deucher <alexander.deucher at amd.com>
Signed-off-by: Srinivasan Shanmugam <srinivasan.shanmugam at amd.com>
---
 .../display/dc/link/protocols/link_dp_training.c | 16 ++++++++++++++++
 1 file changed, 16 insertions(+)

diff --git a/drivers/gpu/drm/amd/display/dc/link/protocols/link_dp_training.c b/drivers/gpu/drm/amd/display/dc/link/protocols/link_dp_training.c
index 70fc0ddf2d7e..c22397d71da4 100644
--- a/drivers/gpu/drm/amd/display/dc/link/protocols/link_dp_training.c
+++ b/drivers/gpu/drm/amd/display/dc/link/protocols/link_dp_training.c
@@ -213,27 +213,43 @@ enum dpcd_training_patterns
 	switch (pattern) {
 	case DP_TRAINING_PATTERN_SEQUENCE_1:
 		dpcd_tr_pattern = DPCD_TRAINING_PATTERN_1;
+		DC_LOG_HW_LINK_TRAINING("%s\n Using TPS1 DP training pattern: %d\n",
+			__func__, dpcd_tr_pattern);
 		break;
 	case DP_TRAINING_PATTERN_SEQUENCE_2:
 		dpcd_tr_pattern = DPCD_TRAINING_PATTERN_2;
+		DC_LOG_HW_LINK_TRAINING("%s\n Using TPS2 DP training pattern: %d\n",
+			__func__, dpcd_tr_pattern);
 		break;
 	case DP_TRAINING_PATTERN_SEQUENCE_3:
 		dpcd_tr_pattern = DPCD_TRAINING_PATTERN_3;
+		DC_LOG_HW_LINK_TRAINING("%s\n Using TPS3 DP training pattern: %d\n",
+			__func__, dpcd_tr_pattern);
 		break;
 	case DP_TRAINING_PATTERN_SEQUENCE_4:
 		dpcd_tr_pattern = DPCD_TRAINING_PATTERN_4;
+		DC_LOG_HW_LINK_TRAINING("%s\n Using TPS4 DP training pattern: %d\n",
+			__func__, dpcd_tr_pattern);
 		break;
 	case DP_128b_132b_TPS1:
 		dpcd_tr_pattern = DPCD_128b_132b_TPS1;
+		DC_LOG_HW_LINK_TRAINING("%s\n Using TPS1 DP 128b/132b training pattern: %d\n",
+			__func__, dpcd_tr_pattern);
 		break;
 	case DP_128b_132b_TPS2:
 		dpcd_tr_pattern = DPCD_128b_132b_TPS2;
+		DC_LOG_HW_LINK_TRAINING("%s\n Using TPS2 DP 128b/132b training pattern: %d\n",
+			__func__, dpcd_tr_pattern);
 		break;
 	case DP_128b_132b_TPS2_CDS:
 		dpcd_tr_pattern = DPCD_128b_132b_TPS2_CDS;
+		DC_LOG_HW_LINK_TRAINING("%s\n Using TPS2 CDS DP 128b/132b training pattern: %d\n",
+			__func__, dpcd_tr_pattern);
 		break;
 	case DP_TRAINING_PATTERN_VIDEOIDLE:
 		dpcd_tr_pattern = DPCD_TRAINING_PATTERN_VIDEOIDLE;
+		DC_LOG_HW_LINK_TRAINING("%s\n Using videoidle  DP training pattern: %d\n",
+			__func__, dpcd_tr_pattern);
 		break;
 	default:
 		ASSERT(0);
-- 
2.25.1



More information about the amd-gfx mailing list