[Bug 74250] [HAWAII][DPM] New Version 3.1 for ASIC_ProfilingInfo / ci_upload_dpm_level_enable_mask failed

bugzilla-daemon at freedesktop.org bugzilla-daemon at freedesktop.org
Sun Aug 3 12:41:08 PDT 2014


https://bugs.freedesktop.org/show_bug.cgi?id=74250

--- Comment #9 from Luzipher <luziphermcleod at yahoo.ie> ---
(In reply to comment #7)
> (In reply to comment #6)
> > I think you didn't commit #93015 ?
> 
> It's irrelevant with the other patches applied.
> 

Yes, I retried with your unmodified drm-next-3.17-wip and DPM indeed does work.
I guess I made a mistake when compiling the manually patched kernels - they had
the same name after compilation and thus the radeon module was probably
overwritten in /lib/modules.

(In reply to comment #7)
> sclk (system clock) is the engine clock and mclk is the memory clock.  It
> should be dynamic.  With no GPU tasks running you should see power
> level avg    sclk: 30000 mclk: 15000
> and both should be higher when there is GPU load.  Can you attach your dmesg
> and xorg log with the patches applied?  Also are you using multiple
> monitors?  If so can you try again with a single monitor?

Yes, I do have multiple monitors attached: a TV on HDMI-0 and two monitors via
DVI. With all three of them attached, only sclk is dynamic (as described
previously), mclk stays at its max of 130000 from the beginning (at the console
with no X running).
When I physically disconnect HDMI-0 and DVI-1, I indeed get dynamic mclk as
well:
power level avg    sclk: 30000 mclk: 15000    ## just X
power level avg    sclk: 40007 mclk: 130000   ## X with glxgears
power level avg    sclk: 30000 mclk: 15000    ## closed glxgears, just X again

Should dynamic mclk work with multiple monitors or is that not implemented yet
?

I'll attach the requested logs (dmesg, Xorg.0.log) below.

-- 
You are receiving this mail because:
You are the assignee for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/dri-devel/attachments/20140803/2053345e/attachment.html>


More information about the dri-devel mailing list