[Bug 92760] Add FP64 support to the i965 shader backends

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=92760

--- Comment #46 from Iago Toral <itoral at igalia.com> ---
I was thinking that since we want to make some modifications to
lower_vec_to_movs for dvec3 and dvec4 that are really specific for Intel (they
are only needed to play along with brw_nir_split_doubles) we should make that
work under a compiler option. Actually, I was wondering if we should move the
split_doubles pass to NIR as well and make it run or not based on the same
compiler option. Does this make sense to you?

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-3d-bugs/attachments/20160205/f68dec01/attachment.html>