[Bug 92760] Add FP64 support to the i965 shader backends

bugzilla-daemon at freedesktop.org bugzilla-daemon at freedesktop.org
Fri Feb 5 15:31:25 CET 2016


https://bugs.freedesktop.org/show_bug.cgi?id=92760

--- Comment #47 from Connor Abbott <cwabbott0 at gmail.com> ---
(In reply to Iago Toral from comment #46)
> I was thinking that since we want to make some modifications to
> lower_vec_to_movs for dvec3 and dvec4 that are really specific for Intel
> (they are only needed to play along with brw_nir_split_doubles) we should
> make that work under a compiler option. Actually, I was wondering if we
> should move the split_doubles pass to NIR as well and make it run or not
> based on the same compiler option. Does this make sense to you?

Yeah, that probably makes sense. In case NIR-to-TGSI ever happens they'll want
to do something similar as well.

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.freedesktop.org/archives/intel-3d-bugs/attachments/20160205/e06d5b9d/attachment.html>


More information about the intel-3d-bugs mailing list