[Bug 94081] [HSW] compute shader shared var + atomic op = fail

[bugzilla-daemon at freedesktop.org]

https://bugs.freedesktop.org/show_bug.cgi?id=94081

--- Comment #1 from Ilia Mirkin <imirkin at alum.mit.edu> ---
One additional observation: the (wrong) count of group 0 (after which it stops
comparing) is different every time - tends to cycle between a few different
values.

My suspicion is that there's something execmask-related going on. Right now we
always use 0xffff as the execmask arg for all the untyped surface
reads/writes/atomics, as supplied by fs_builder::sample_mask_reg(), but e.g.
the HSW prm has very difficult to understand explanation of how the exec mask
should be computed (page 832, Execution Masks). I wonder if data is being
picked up from threads that are logically "off".

The shader in question does a 4x4x4 grid of 3x2x1 blocks.

-- 
You are receiving this mail because:
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-3d-bugs/attachments/20160213/923e4160/attachment.html>