[Bug 103007] [OpenGL CTS] [HSW] KHR-GL45.gpu_shader_fp64.fp64.max_uniform_components fails

bugzilla-daemon at freedesktop.org bugzilla-daemon at freedesktop.org
Thu Nov 30 07:05:26 UTC 2017


--- Comment #1 from Iago Toral <itoral at igalia.com> ---
Fixed in master with:

commit 8620f7ebbc763dc1bbbc825d31cacfdd84433e05
Author: Iago Toral Quiroga <itoral at igalia.com>
Date:   Wed Nov 29 10:50:42 2017 +0100

    i965/vec4: use a temp register to compute offsets for pull loads

    64-bit pull loads are implemented by emitting 2 separate
    32-bit pull load messages, where the second message loads from
    an offset at +16B.

    That addition of 16B to the original offset should not alter the
    original offset register used as source for the pull load instruction
    though, since the compiler might use that same offset register in other
    instructions (for example, for other pull loads in the shader code
    that take that same offset as reference).

    If the pull load is 32-bit then we only need to emit one message and
    we don't need to do offset calculations, but in that case the optimizer
    should be able to drop the redundant MOV.

    Fixes the following test on Haswell:

    Reviewed-by: Matt Turner <mattst88 at gmail.com>
    Bugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=103007

You are receiving this mail because:
You are the QA Contact for the bug.
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <https://lists.freedesktop.org/archives/intel-3d-bugs/attachments/20171130/161a148d/attachment.html>

More information about the intel-3d-bugs mailing list